




DLI•Novacap•Syfer•Voltronics



Syfer Application Notes

Contents

AN0034 – Syfer Capacitor Basics	3
AN0001 – FlexiCap™ Termination.....	10
AN0002 – Bend Testing - Methods and International Specifications	21
AN0004 – Quality & Reliability Data	29
AN0005 – Mechanical Cracking	36
AN0006 – Capacitance Ageing of Ceramic Capacitors.....	43
AN0007 – Stack Chip Components - Handling and Usage	51
AN0008 – Restricted Substances and Lead Free Soldering.....	55
AN0009 – AEC-Q200 Stress Test Qualification.....	66
AN0010 – The Effect of Lead Free soldering on Bend Test Performance	73
AN0011 – Solder Alloy Choice.....	81
AN0012 – Electronic Lighting Ballasts.....	107
AN0013 – Packaging Labels (RoHS and Pb Free Compliance Labelling)	112
AN0014 – X2Y Balanced Line EMI Chip (Reliability and Performance Data)	115
AN0016 – Micro sectioning of Multilayer Ceramic Capacitors	125
AN0018 – EMI Suppression of DC Motors using X2Y	132
AN0019 – Tin Whiskers - Syfer Surface Mount Capacitors.....	135
AN0021 – Tandem Capacitors.....	143
AN0022 – Open Mode Capacitors	149
AN0024 – IPC/JEDEC J STD 020D Moisture/Reflow Sensitivity Classification.....	155
AN0025 – LCD Inverter Range – 5kV and 6kV Surface Mount Capacitors.....	163
AN0026 – ECSS-Q-70-02A - Thermal Vacuum Outgassing Test	166
AN0027 – European REACH Regulation	182
AN0028 – Soldering/Mounting Chip & Radial Capacitors and EMI Filters.....	186
AN0029 – Use of Syfer MLCCs at Higher Temperatures	194
AN0031 – Metal Oxide Varistor Planar Arrays.....	201
AN0032 – MLCCs for use in Modems.....	208
AN0033 – AC250 Range: Non-Safety AC MLCC for use at Mains Voltages.....	211
AN0035 – Magnetic Characteristics of Syfer Products	215
AN0036 – High Q MS Capacitor Range	219
AN0037 – IECQ-CECC Range	228
AN0038 – ProtectiCap™	234
AN0039 – StackiCap™	240
AN0040 – Residual Capacitance Range VC1	247
AN0042 – PSL Range with FlexiCap™ Termination	252

Syfer Capacitor Basics

What is a Capacitor	2
<i>Electrode</i>	2
<i>Dielectric</i>	2
<i>Construction</i>	2
MLCC Uses	3
Limitations and Factors for Consideration	3
Dielectric Types	4
<i>X7R</i>	4
<i>X5R</i>	5
<i>X8R</i>	5
<i>2C1 (BZ) and 2X1 (BX)</i>	5
<i>C0G</i>	5
<i>High Q</i>	5
Useful Formulae and Calculations	6
Recognising a Syfer Part Number	6

What is a Capacitor

A capacitor is a charge storing device consisting of two or more conducting plates separated from one another by an insulator. These two constituent parts are called the electrode and the dielectric.

Electrode

The electrode must be a good conductor of electricity, materials widely used in capacitor manufacture are:

- Aluminium
- Copper
- Nickel
- Palladium
- Platinum
- Silver
- Tantalum




Fig. 1

Depending on the manufacturing process used the electrode may also be required to be unreactive and have a high melting point. This is the case for oxidising atmosphere fired ceramic capacitors which are manufactured at Syfer. The sintering temperature of the ceramic dielectric material is around 1100°C; in order to stop the electrode from melting during firing a combination of Silver and Palladium is used. This method of manufacture is referred to as the PME or Precious Metal Electrode system.

Dielectric

The dielectric must be a good insulator, materials widely used in capacitor manufacture are:

Ceramic	ϵ_r 15-10000
Porcelain	ϵ_r 6
Metal Oxide	ϵ_r 12
Mica	ϵ_r 5.4
Plastic Film	ϵ_r 3

Dielectrics have other important characteristics other than their ability to insulate. Dielectric constant or relative permittivity, ϵ_r , is one of the most important. This is the dominant characteristic in determining the capacitance value attainable at a given size and voltage, the value relates to the permittivity of a vacuum which has a ϵ_r of 1. The ceramics used by Syfer are split into two main types, C0G/NP0 which have ϵ_r values of between 20 and 100 and X7R which have ϵ_r values of between 2000 and 3000.

Construction

The most basic type of capacitor is a single layer which is shown in Fig. 1 and consists of a layer of dielectric material sandwiched between a positive and a negative electrode. The MLC capacitor, which Syfer produce, takes this concept and multiplies the number of layers to increase the available capacitance hence multilayer ceramic capacitor, see Fig.2.

Layers of ceramic are built up using a screen printing process, these are interleaved with electrodes of alternating polarity. The like polarity electrodes are then joined together using a




Fig. 2

termination material. The termination can then be attached to wires or legs to form a radial leaded MLCC or electroplated to form a surface mount MLCC.

MLCC Uses

A MLCC has many different applications in electronic circuits. However, the three main uses are:

Blocking:

A capacitor has dc voltage applied combined with a much smaller ac signal voltage. An important application of capacitors is to stop direct current (dc) but allow alternating current (ac) from one part of an electronic circuit to another. A dc voltage is blocked when the capacitor is charged but if a varying (alternating positive and negative) voltage is applied then a current will flow first in one direction, then in the other as the capacitor charges and discharges. You will find capacitors used in this way in T.V. Radio and Audio Amplifiers.

Frequency Selection:

Capacitors are used to help detect Radio Frequency and they are part of the tuning circuit. Again, they are used in T.V. and Radio circuits.

They can also be used to 'filter out' frequencies, which could interfere with the equipment.

Storage of Electrical Energy/Smoothing:

The ability of capacitors to store charge is used to stabilise the voltage to sensitive devices. This application accounts for a large proportion of all MLCCs used. The capacitors are utilised close to the memory chips in computers and ensures that the chip operating voltage stays constant in spite of the electrical activity going on all around. The same property is used to smooth the outputs from power supplies and voltage converters.

Limitations and Factors for Consideration

Capacitance (C) is:

Directly proportional to electrode overlap area (A) $C \propto A$

Directly proportional to dielectric constant (ϵ_r) $C \propto \epsilon_r$

Inversely proportional to dielectric layer thickness (T) $C \propto \frac{1}{T}$

Voltage rating is related to a non linear positive function of dielectric thickness. $V_w = f.T$

These relationships have knock-on effects on the amount of capacitance available at set sizes and voltages. Smaller footprint and restricted thickness limit the available capacitance value. Higher voltage capacitors need greater dielectric thickness which means less capacitance, this is not a linear function, especially for high voltage capacitors. For example, to increase the voltage from 1000V to 2000V requires a typical doubling of dielectric thickness; this in turn means that only half the number of electrodes can fit into a set thickness. Due to the fact that capacitance is directly proportional to overlap area and inversely proportional to dielectric thickness; the overall capacitance available in a given size at 2000V is roughly 25% of that at 1000V.

Dielectric Types

There are many types of dielectric material each of which have their own characteristics and therefore uses. Syfer use predominantly Barium Titanate and Neodymium Titanate based dielectric materials which, in different formulations and designs make X5R, X7R, X8R, 2C1(BZ) and 2X1(BX) and C0G materials, Syfer also have a High Q material. There is a trade off between ϵ_r and stability and loss. Generally speaking dielectrics with a higher ϵ_r value, are less stable with temperature, time and voltage than those with a lower ϵ_r value. The main stability characteristics are defined as:

T_{CC} – Temperature Coefficient of Capacitance, how much capacitance changes with temperature

V_{CC} – Voltage Coefficient of Capacitance, how much capacitance changes with applied voltage

Ageing – How much capacitance changes over time

DF and Q – Dissipation Factor and Quality factor, reciprocals of each other and measure the losses with the capacitor

The different material codes help define the performance of the dielectric material

EIA Class 2 Classification					
Minimum Temperature		Maximum Temperature		Capacitance Change Permitted	
X	-55°C	4	+65°C	A	±1.0%
Y	-30°C	5	+85°C	B	±1.5%
Z	-10°C	6	+105°C	C	±2.2%
		7	+125°C	D	±3.3%
		8	+150°C	E	±4.7%
		9	+200°C	F	±7.5%
				P	±10%
				R	±15%
				S	±22%
				T	+22% / -33%
				U	+22% / -56%
				V	+22% / -82%

X7R

X7R is an EIA Class II dielectric; Syfer dielectric code 'X'

The 'X' and '7' define the lower and upper operational temperature range, i.e., -55°C and +125°C respectively and 'R' defines the stability within the temperature range, in this case ±15%.

Dissipation factor is a maximum of 2.5%

V_{CC} is unspecified for standard X7R material.

The ageing rate for X7R is typically 1% to 2% per time decade which means that, at 1% ageing, 2% of the capacitance value will be lost between hour 10 and hour 1000. Syfer supply X7R capacitors to their 1000 Hour capacitance value.

X7R has a high ϵ_r value of around 3000 and is used for capacitance values in the nF to μ F range. X7R capacitors are generally used in energy storage, smoothing and filtering applications.

X5R

X5R is an EIA class 2 dielectric Syfer dielectric code 'P'.

X5R is generally similar to X7R except that the top operational temperature limit denoted by the '5' is +85°C.

X5R capacitors are used in similar applications to X7R but where the environmental conditions are more stable.

X8R

X8R is an EIA class 2 dielectric Syfer dielectric code 'N'.

X8R is generally similar to X7R except that the top operational temperature limit denoted by the '8' is +150°C.

X8R capacitors are used in similar applications to X7R but where the environmental conditions require stability at higher temperatures. Automotive under hood, industrial and down hole applications are some examples.

2C1 (BZ) and 2X1 (BX)

Syfer dielectric codes 'R' and 'B'.

These dielectric classifications are based on X7R dielectrics but include a V_{CC} specification and a different T_{CC} requirement.

2C1 has T_{CC} of $\pm 20\%$ and a V_{CC} of +20%-30% with rated voltage applied.

2X1 has T_{CC} of $\pm 15\%$ and a V_{CC} of +15%-25% with rated voltage applied.

These dielectric classifications are useful where a more defined and stable capacitance value is required.

C0G

C0G is an EIA Class I dielectric, it is also known as NP0, the Syfer dielectric code is 'C'. C0G is much more stable than the EIA Class 2 dielectrics.

T_{CC} , C0G is defined as having an allowable capacitance change of $\pm 30\text{ppm}/^\circ\text{C}$ over the -55°C to +125°C operational temperature range.

V_{CC} , C0G is stable with voltage.

C0G has negligible ageing.

C0G has a lower DF, or higher Q than X7R, defined as a maximum of 0.15%. This means that when operating at higher frequencies the power lost in the capacitor is reduced and it is less inclined to overheat.

C0G dielectrics have ϵ_r values of between 20 to 100 and are used to make stable lower capacitance parts in the pF to nF region. These are typically used for filtering, balancing and timing circuits.

High Q

High Q is a C0G dielectric, the Syfer dielectric code is 'Q'.

Generally similar to standard C0G except that the DF is lower/ Q is higher.

High Q material has a low ϵ_r value and is used to make parts typically in the pF range, these are used generally in high frequency applications which require low losses.

Useful Formulae and Calculations

$$Q = \frac{1}{DF}$$

Q is Quality Factor, DF is Dissipation Factor

$$X_c = \frac{1}{2\pi fC}$$

X_c is Capacitive Reactance in Ohms, f is frequency in Hertz and C is capacitance in Farads

$$R_s = DF.X_c$$

R_s is Equivalent Series Resistance in Ohms, DF is Dissipation Factor and X_c is Capacitive Reactance in Ohms

$$P = I^2R$$

P is Power dissipated in capacitor in Watts, I is rms current in Amps and R is R_s in Ohms

Recognising a Syfer Part Number

A standard Syfer part number is 15 characters long, e.g., 1206J5000682KXT. This breaks down into:

Case Size	Termination	Voltage	Capacitance	Tolerance	Dielectric	Packaging
1206	J	500	0682	K	X	T

Case Size

1206	J	500	0682	K	X	T
------	---	-----	------	---	---	---

The four case size characters represent the X and Y dimensions in thousandths of an inch. Syfer's range goes from 0402 (40 thou by 20 thou) to 8060 (800 thou by 600 thou).

Termination

1206	J	500	0682	K	X	T
------	---	-----	------	---	---	---

Code 'J' is the industry standard glass frit type termination. Glass material loaded with silver is applied to the ends of the capacitor. Sintered on at high temperature it ensures contact with the ends of the internal electrodes. The termination is then electroplated with Nickel and Tin.

'Y' termination, trade name FlexiCap™, is the termination material which introduced the world to flexible terminations. Pioneered by Syfer it protects the body of the capacitor from mechanical stress. Polymer material loaded with Silver is cured onto the ends of the capacitor to make an excellent bond with the internal electrodes. The termination is electroplated with Nickel and Tin.

'A' and 'H' terminations are similar to 'J' & 'Y' respectively but are electroplated with a minimum Lead content of 10%. (Used primarily in military and space applications to combat the potential problem of tin whisker growth in certain environments.)

Termination codes '2', '3', '4' and '5' are the equivalent of 'J', 'Y', 'A' and 'H' terminations but with a Copper barrier layer rather than Nickel. They provide a non-magnetic termination finish with excellent solder leach resistance.

Code 'F' is an un-plated Silver Palladium loaded glass frit termination for non-magnetic and epoxy bonding applications.

Voltage

1206	J	500	0682	K	X	T
------	---	-----	------	---	---	---

010 – 999 are straightforward 10V to 999V, 1kV and above are in kV with the K as a decimal point so 1K5 is 1.5kV up to 12K for 12kV.

Capacitance

1206	J	500	0682	K	X	T
------	---	-----	------	---	---	---

The first three digits are significant figures and the fourth digit is a base 10 multiplier with the final value being in picofarads (pF). For example 0682 = $068 \times 10^2 = 6800\text{pF}$

A 'P' or 'N' is used to specify fractions to denote the decimal point, so 4P70 would be 4.7pF and 12N4 would be 12.4nF

Tolerance

1206	J	500	0682	K	X	T
------	---	-----	------	---	---	---

C0G <10pF	C0G ≥10pF	X7R
H ± 0.05pF	F ± 1%	J ± 5%
B ± 0.1pF	G ± 2%	K ± 10%
C ± 0.25pF	J ± 5%	M ± 20%
D ± 0.5pF	K ± 10%	
F ± 1.0pF		

Dielectric Code

1206	J	500	0682	K	X	T
------	---	-----	------	---	---	---

Class I	Class II
A – C0G to AEC-Q200	B – 2X1 (BX)
C – C0G	D – X7R to IECQ-CECC
F – C0G to IECQ-CECC	E – X7R to AEC-Q200
Q – High Q	N – X8R
	P – X5R
	R – 2C1 (BZ)
	X – X7R

Packaging

1206	J	500	0682	K	X	T
------	---	-----	------	---	---	---

'T' is taped and reeled on 178mm (7") reels

'R' is taped and reeled on 330mm (13") reels

'B' is bulk packed in tubs

For further information or technical assistance please contact our Sales Department on:

+44 (0)1603 723310 or by email at SyferSales@knowles.com

Termination

“An alternative termination material specifically designed to absorb greater levels of mechanical stress thereby reducing capacitor failures associated with mechanical cracking”

FlexiCap [™] Introduction	2
Queens Award for Innovation.....	3
Benefits of Using FlexiCap [™]	4
Customer Assembly Process Requirements	5
FlexiCap [™] Test Summary	6
Key Electrical Characteristics	9
Additional Information	10
Ordering Information – Standard MLCC Range	11

FlexiCap™ Introduction

Syfer Technology Ltd introduced FlexiCap™ in 1999 and became the first multilayer capacitor manufacturer to offer a flexible termination to customers. This type of termination has proven to be very successful as customers realize the benefits and also as demonstrated by other capacitor manufacturers subsequently introducing flexible terminations, some with very similar names to FlexiCap™.

FlexiCap™ refers to the termination material that is applied over the electrodes. This material is a silver loaded epoxy polymer that is applied using conventional termination techniques and then cured at 180°C. Following the curing process, components are processed through the same manufacturing, test and inspection stages when compared with the more traditional sintered terminated products.





Fig 1. Capacitor Construction



Picture taken at 1000x magnification using a SEM showing a fracture section through a capacitor termination.

The picture demonstrates the fibrous nature of the FlexiCap™ termination that absorbs greater levels of mechanical stress when compared with standard sintered silver termination.

Queens Award for Innovation

The Queen's Awards for Enterprise are the UK's most prestigious awards for business performance. The Awards are presented in three categories: International Trade, Innovation and Sustainable Development

The Awards are made each year by The Queen, on the advice of the Prime Minister, who is assisted by an Advisory Committee that includes representatives of UK Government, industry and commerce, and the trade unions.

The Queens Award for Innovation recognizes companies that have demonstrated commercial success through innovative products or services.

Her Majesty The Queen conferred the Queens Award for Innovation upon Syfer Technology Ltd in 2008 for recognition of outstanding achievements in Innovation with respect to FlexiCap™.

Benefits of Using FlexiCap™

Sintered termination materials are fired onto the ceramic body of the component at approximately 800°C. The result is a very hard material that provides minimal protection to the ceramic body of the component with respect to mechanical strain when the component is situated on an assembly.

FlexiCap™ termination material is a silver loaded epoxy polymer that is flexible and absorbs some of the mechanical strain between the PCB and the ceramic component. Components terminated with FlexiCap™ withstand greater levels of mechanical strain when compared with sintered terminated components

Types of mechanical strain where FlexiCap™ terminated capacitors offer enhanced protection include mechanical cracking (which is the largest cause for ceramic component failure) and also in applications where rapid temperature changes can occur.

Mechanical Cracking

Due to its brittle nature, multilayer ceramic capacitors are more prone to excesses of mechanical stress than other components used in surface mounting. One of the most common causes of capacitor failures is directly attributable to bending of the printed circuit board (PCB) after solder attachment. Excessive bending will create mechanical crack(s) within the ceramic capacitor. Mechanical cracks, depending upon severity, may not cause capacitor failure during the final assembly test. Over time moisture penetration into the crack can cause a reduction in insulation resistance and eventual dielectric breakdown leading to capacitor failure in service.




Fig 1. Mechanical Crack

Example of a capacitor issued by a customer to Syfer for failure investigation:



Temperature Cycling

Rapid temperature changes when components are mounted on a PCB can induce stress as a result of different material CTE (Coefficient of Thermal Expansion) rates. For example, a sintered terminated component will typically fail a temperature cycle test consisting of 1000 cycles (-55°C to 125°C). The difference in material (PCB, ceramic, solder) expansion rates can induce cracks within components that cause components to electrically fail.

FlexiCap™ termination absorbs some of the strain created during repeated rapid temperature changes and components terminated with FlexiCap™ pass temperature cycle tests such as 1000 cycles (-55°C to 125°C).

Customer Assembly Process Requirements

FlexiCap™ terminated capacitors should be handled, stored and transported in the same manner as sintered terminated capacitors. The requirements for mounting and soldering FlexiCap™ terminated capacitors are the same as for sintered terminated capacitors.

FlexiCap™ components are compatible with lead solder applications and lead-free solder applications with a maximum recommended reflow temperature of 270°C.

FlexiCap™ Moisture Sensitivity Level (MSL) = 1.

FlexiCap™ Test Summary

FlexiCap™ has been rigorously tested and approved/ qualified to the following test requirements:



- Syfer qualification and ongoing routine tests.
- IECQ-CECC QC32100 approval.
- TUV Safety Capacitor approvals.
- UL Safety Capacitor approvals.
- AEC-Q200 qualification.

The key tests with respect to FlexiCap™ performance are as follows.

- Bend Test (Board Flex).



Method: Capacitor samples mounted onto a 100mm FR4 Test PCB and subjected to bend testing in accordance with IEC 60068-2-21. Environmental testing: Test U: Robustness of terminations and integral mounting devices or AEC-Q200-005.

C0G (NP0) Performance



(10mm maximum bend test equipment capability)

X7R Performance



The bend test summary provides a comparison between component case sizes in the following groups:

- C0G (NP0) dielectric material with sintered termination material.
- C0G (NP0) dielectric material with FlexiCap™ termination material.
- X7R dielectric material with sintered termination material.
- X7R dielectric material with FlexiCap™ termination material.


The bend tests conducted confirm that the FlexiCap™ termination withstands greater mechanical strain when compared with sintered termination materials.

▪ Load (Life) Tests

Product type: FlexiCap™ X7R components
Time period analyzed: 11th June 2001 to 11th June 2009.
Test laboratory: Syfer Technology Reliability Test Department.
Number of components tested: 71,614
Endurance test conditions: 1000 hours with 1.5x⁽¹⁾ rated voltage applied at 125°C.
Results: 178 failures in 71,614,000 component test hours.

Notes:

- 1). 1.5x rated voltage used during Syfer routine reliability tests. AEC-Q200 and IECQ-CECC require 1.0x rated voltage. Product specific reliability data available on request.



The FIT (Failure In Time) rate graph provides an indication of component reliability in relation to a customer's application with respect to temperature and voltage being applied. For example, at 25°C and 50%RV (Rated Voltage), the FIT rate graph indicates 0.007 FITs. As a comparison, an automotive customer specifies maximum of 0.1 FITs at 25°C and 50%RV (Rated Voltage).

▪ Termination Bend Performance - Endurance Testing

A sample of FlexiCap™ terminated X7R capacitors has been subjected to 20,000 hours at 125°C. Tests conducted after 20,000 hours indicated no deterioration in the electrical or mechanical performance of the FlexiCap™ termination.

A sample of FlexiCap™ terminated X8R capacitors has been subjected to 5,000 hours at 150°C. Tests conducted after 5,000 hours indicated no deterioration in the electrical performance.

▪ Humidity Tests

From June 2001 to June 2009, a total of 27194 components (4,568,592 component test hours) have been tested at 85°C @ 85RH for either 168hours or 1000hours. There have been 3 failures that have not been attributed to FlexiCap™.

In addition to the Syfer routine and AEC-Q200 tests, samples have been tested by an external test laboratory for IECQ-CECC Damp Heat Steady State periodic test (56 days 40°C/ 93%RH with applied voltages of 0Vdc, 5Vdc or 50Vdc). Samples pass this test requirement.

- Temperature Cycling

Temperature Cycle Profile: 40-minute cycle consisting of 10 minute ramp and 10 minute dwell at temperature extremes.

Temperature Extremes: -55°C to +125°C.

Number of Cycles: 1000.

Method: Samples of FlexiCap™ terminated capacitors were soldered onto FR4 test PCB's and subjected to temperature cycling. After 1000 cycles, the capacitors were sectioned mounted on the test PCBs for internal visual examination.

Results: There were no cracks within the capacitors.

- Passive Flammability Test

Method: A sample of FlexiCap™ terminated capacitors were subjected to a needle flame test in accordance with IEC 60384-1.

Requirement: Burning droplets of glowing parts falling down shall not ignite the tissue paper (placed underneath the specimen being tested).

Results: The sample passed the Passive Flammability Test.

- Thermal Vacuum Outgassing Test

FlexiCap™ material successfully passed ECSS-Q-70-02A Thermal vacuum outgassing test for the screening of space materials. The test was conducted by an external test laboratory and results are available in Syfer application note AN0026.

- Customer Qualification

Samples of FlexiCap™ terminated capacitors have been supplied to customers for qualification.

The qualifications conducted by customers have been successful and customer reaction to FlexiCap™ termination has been extremely favorable. Demand for FlexiCap™ terminated capacitors continues to increase as customers realize the advantages provided.

FlexiCap™ terminated capacitors are supplied to many blue chip companies, O.E.M's, E.M.S's and international component distributors. Applications include telecoms, military, aerospace, automotive, industrial and power supplies.


Key Electrical Characteristics

FlexiCap™ terminated capacitors have equivalent electrical characteristics when compared with sintered terminated capacitors.

For example (type 1812 100nF):

	Capacitance @ 1kHz	DF @ 1kHz	Resonant Frequency (RF)	Inductance @ RF
Sintered Termination	100.02nF	0.01167	14.468MHz	1.1965nH
FlexiCap™ Termination	101.14nF	0.01173	14.468MHz	1.2099nH

The ESR characterisation of an 18nF 1825 X7R capacitor was undertaken to a frequency of 100MHz. FlexiCap™ and sintered termination were tested in parallel to determine the relative ESR performance. From the graph below it can be seen that there is a reduction in ESR at high frequencies when capacitors are terminated using FlexiCap™ termination.



Additional Information

Syfer has generated a comprehensive range of application notes (available at www.knowlescapacitors.com/syfer) to provide additional information to customers.

Application notes that provide additional information with respect to FlexiCap™:

APPLICATION NOTE	CONTENTS
AN0002 Bend Testing	Test methods for Capacitor bend testing, and the shape of typical cracks
AN0005 Mechanical Cracking	Potential causes of mechanical cracking, corrective actions and depanelisation methods
AN0006 Dielectric Ageing	Capacitor dielectric ageing
AN0009 AEC-Q200 Stress Test Qualification	Provides information on tests performed by Syfer in accordance with the AEC-Q200 specification
AN0010 Lead-free soldering and bend test performance	The effects of Lead-free soldering on bend testing through solder choice
AN0019 Tin Whiskers	Tin Whiskers mitigation and surface mount chip capacitors
AN0021 Tandem Capacitors	Tandem capacitors terminated with FlexiCap™ provide an ultra robust and reliable component.
AN0022 Open Mode Capacitors	Open mode capacitors terminated with FlexiCap™ provide a robust component that fail in an open circuit mode.
AN0024 Moisture Sensitivity Level Classification for Syfer products	MSL classification IPC / JEDEC J-STD-020D for Syfer products.
AN0026 Outgassing test results for FlexiCap™ capacitors	Results for ECSS-Q-70-02A outgassing tests on FlexiCap™ capacitors.
AN0028 Soldering / Mounting Chip Capacitors, Radial Leaded Capacitors and EMI Filters	This gives guidance to engineers and board designers on mounting and soldering Syfer products.

Ordering Information – Standard MLCC Range

1210	Y	100	0103	J	X	T	□□□
Chip Size	Termination	Voltage d.c. (marking code)	Capacitance in Pico farads (pF)	Capacitance Tolerance	Dielectric Codes	Packaging	Suffix Code
0603	Y = FlexiCap™ termination base with nickel barrier (100% matte tin plating). RoHS compliant.	010 = 10V	<1.0pF Insert a P for the decimal point as the first character. e.g., P300 = 0.3pF Values in 0.1pF steps	H : ± 0.05pF (only available for values <4.7pF) <10pF B : ± 0.10pF C : ± 0.25pF D : ± 0.5pF F : ± 1.0pF ≥10pF F : ± 1% G : ± 2% J : ± 5% K : ± 10% M : ± 20%	C = C0G/NP0 (1B) X = X7R (2R1) P = X5R	T = 178mm (7") reel R = 330mm (13") reel B = Bulk pack – tubs or trays	Used for specific customer requirements
0805		016 = 16V					
1206		025 = 25V					
1210	H = FlexiCap™ termination base with nickel barrier (tin/lead plating with min. 10% lead). Not RoHS compliant.	050 = 50V	Insert a P for the decimal point as the second character. e.g., 8P20 = 8.2pF Values are E24 series				
1808		063 = 63V					
1812		100 = 100V					
1825	F = Silver Palladium. RoHS compliant	200 = 200V	First digit is 0. Second and third digits are significant figures of capacitance code. The fourth digit is the number of zeros following. e.g., 0101 = 100 pF Values are E12 series				
2220		250 = 250V					
2225		500 = 500V					
3640	J = Silver base with nickel barrier (100% matte tin plating). RoHS compliant	630 = 630V					
5550		1K0 = 1kV					
8060		1K2 = 1.2kV					
	A = Silver base with nickel barrier (tin/lead plating with min. 10% lead). Not RoHS compliant	1K5 = 1.5kV					
		2K0 = 2kV					
		2K5 = 2.5kV					
		3K0 = 3kV					
		4K0 = 4kV					
		5K0 = 5kV					
		6K0 = 6kV					
		8K0 = 8kV					
		10K = 10kV					
		12K = 12kV					

For quotations please contact Syfer Sales Department SyferSales@knowles.com.

Bend Testing

Methods and International Specifications

Introduction	2
International Requirements/ Specifications	2
Capacitor Bend Tests Conducted on Syfer Product	3
Mechanical Crack Shape	7
Summary	8

Introduction

Due to its brittle nature, multilayer ceramic capacitors are more prone to excesses of mechanical stress than other components used in surface mounting. One of the most common causes of capacitor failures is directly attributable to the bending of the printed circuit board (PCB) after solder attachment. Excessive bending will create mechanical stress within the ceramic capacitor that, if sufficient, can result in mechanical cracks.

The purpose of this report is to provide details regarding:

- International Specifications that define bend test methods and acceptability.
- Methods employed by Syfer to measure the mechanical performance of the termination material.
- The shape of cracks created by PCB bending - mechanical stress.

International Requirements/ Specifications

The international requirement for bend testing is referred to in several different specifications.

1. IEC 60384-1:2001 Fixed capacitors for use in electronic equipment Part 1: Generic Specification section 4.35 Substrate bending test refers to IEC 60068-2-21.
2. IEC 60068-2-21: 2006 Environmental testing: Test U: Robustness of Terminations and Integral Mounting Devices. Section 8 test Ue specifies the test required to assess the mechanical robustness of surface mounting device terminations when mounted on a substrate. Test Ue₁ specifies the substrate bend test.

The purpose of test Ue₁ is to verify that the capacitors can withstand bending loads that are likely to be applied during normal assembly or handling operations.

IEC 60068-2-21 refers to requirements such as deflection and acceptance criteria as being included in the "relevant specification". Syfer maintains IECQ CECC (International Electrotechnical Commission Quality certification programme- CENELEC Electronic Components Committee) product approval and the "relevant specification" is QC 32100-A001:2007.

3. QC 32100-A001:2007 Table 2 – Periodic Tests defines board flex minimum requirements as:
COG: All types, X7R: Y and H only (Flexicap™)
 - 3mm deflection Class I
 - 2mm deflection Class II
 - X7R (non – Flexicap™ termination) 1mm deflection
4. AEC-Q200-005, Board Flex / Terminal Bond Strength Test.
Minimum requirements stated in table 2 stress test reference 21: 2mm (min) for all except 3mm for Class I.

Capacitor Bend Tests Conducted on Syfer Product

Currently there are 2 methods employed by Syfer to measure the mechanical performance of capacitor termination when mounted on a substrate:

1. External Test Laboratory

To maintain IECQ-CECC product approval (certified by BSI "British Standards Institute") Syfer issues capacitor samples to an external test laboratory for a variety of tests to be conducted in accordance with IECQ CECC requirements. The external test laboratory is not part of Syfer and has full traceability to International Reference Standards.

Syfer has maintained IECQ-CECC product approval for >20 years.

2. Syfer Bend Tests

In addition to the external test laboratory Syfer also conducts bend tests. Samples of capacitors are mounted onto FR4 Test PCBs using 62/36/2 Sn/Pb/Ag solder and subjected to bend testing in accordance with IECQ CECC or AEC -Q200-005 (depending on termination and dielectric types).



Example of FR4 Test PCB Used



Capacitor Placement Method



Syfer's Bend Test Facility




Fig 1. Bend Test Method

A minimum of 10 Test PCBs (depending on test requirements) are used for each bend test. Each PCB is mounted with one capacitor and deflected automatically until the capacitor breaks. The software analyses the change in capacitance measured by the Agilent 4288A capacitance meter. As soon as the capacitance change is greater than 10% the bend is recorded in mm.

The results of the test are saved to the Syfer network but also can be communicated as a printed document as below.

Bend Test Data:

Syfer Batch No: →


Batch Number:	G89040
Part number:	0805Y2000221*C000
Data folder:	0805\G89040_1

Syfer Part No: →

Sample size:	10
Updated by:	PTaylor
Date:	23-Oct-2007

← Sample Size

Distribution Plot →



Measured Results →

Sample No.	1% cap. change	10% cap. change	Sample No.	1% cap. change	10% cap. change	Sample No.	1% cap. change	10% cap. change
1	>9.963	>9.963	11			21		
2	>9.998	>9.998	12			22		
3	>10.003	>10.003	13			23		
4	>10.052	>10.052	14			24		
5	>9.901	>9.901	15			25		
6	>9.978	>9.978	16			26		
7	>9.966	>9.966	17			27		
8	>9.959	>9.959	18			28		
9	>9.993	>9.993	19			29		
10	>10.000	>10.000	20			30		
Extrapolated summary statistics for 10% cap. change:								
Mean			Mean - 3 std. devn:			Max:		
Standard deviation			Mean + 3 std. devn:			Min:		
						>10.000		



Type of Test →

Comment:
ROUTINE BEND TEST

Document shows the results for Flexicap™ terminated components



Bend Test Performance Summary

C0G (NP0) Performance



(10mm maximum bend test equipment capability)

X7R Performance



The bend test summary provides a comparison between component case sizes in the following groups:

- C0G (NP0) dielectric material with sintered termination material.
- C0G (NP0) dielectric material with FlexiCap™ termination material.
- X7R dielectric material with sintered termination material.
- X7R dielectric material with FlexiCap™ termination material.

The bend tests conducted confirm that the FlexiCap™ termination withstands greater mechanical strain when compared with sintered termination materials.

Mechanical Crack Shape

By conducting extensive bend testing capacitor manufacturers including Syfer have demonstrated that mechanical stress applied by bending the PCB results in a distinctive type of crack within the capacitor.





Fig 2. Mechanical Crack

During Syfer's investigation into mechanical cracking over 15000 capacitors were subjected to bend testing.

Example of capacitors issued by customers to Syfer for failure investigation:



Summary

- Syfer capacitors pass the International Specifications for bend testing. In addition to routine tests conducted at Syfer an external test laboratory conducts periodic IECQ CECC tests on Syfer product including bend testing.
- The crack created by mechanical stress during PCB bending is a distinctive type of crack.

For further information regarding:

- a) Potential causes for mechanical cracking refer to Syfer application note "Mechanical Cracking" application note reference AN0005.
- b) Flexicap™. Refer to "Flexicap™ Termination" application note reference AN0001.
- c) AEC-Q200. Refer to "AEC-Q200 Stress Test Qualification for Passive Components" application note reference AN0009.

Information is also available on Syfer's web site www.knowlescapacitors.com/syfer

Quality & Reliability Data

Section 1 - Introduction	2
Section 2 - Test Conditions	4
Endurance	4
85°C / 85%RH	4
Section 3 - F.I.T. Rate Data	5
Acceleration Factor Calculations	5
Conversion Factors	5
C0G Capacitor Reliability Data	6
FIT (Failure In Time) Rate Graph	6
X7R Capacitor Reliability Data	7
FIT (Failure In Time) Rate Graph	7

Section 1 - Introduction

The major influence, within Syfer Technology Limited, is to provide its Customers with 'World Class' capacitors.

Syfer has developed its own unique 'Wet Process' for the manufacture of Multilayer Ceramic Chip Capacitors. This has been in operation for some 30 years, significantly increasing the reliability levels obtained today, over those that were the expectation then.

Syfer's 'Wet Process' is based upon the principle of Screen Printing, both ceramic and electrode layers, in a single operation. This gives a more consistent deposition and greater accuracy of electrode alignment. In contrast to parts made by 'Tape Methods', it reduces stresses within the components.

At all manufacturing stages, well defined controls are in place. Statistical Process Control (SPC) techniques are used extensively to monitor and to reduce process variability.

Microsections are prepared from each batch of product built. Destructive Physical Analysis (DPA) is conducted on each microsection to verify structural integrity and the absence of voids, delaminations or other defects.

After the fabrication cycle, 100% testing is conducted for:

- (1) Capacitance
- (2) Dissipation Factor
- (3) Insulation Resistance
- (4) Voltage Proof

Syfer's Quality Control Function audits each process stage and the outgoing products, to ensure strict conformity to internal, customer, national and international specifications.

Syfer holds IECQ-CECC, TUV, UL, ISO9001, ISO14001 and OHSAS18001 approvals.

In addition to its advanced construction methods, and sophisticated Quality Controls, Syfer carries out regular long term accelerated tests on its products to prove their reliability.

The Capacitor Industry accepts that no single test, in isolation, is an effective measure of total reliability and, therefore, accelerated testing, directed at selected capacitor performance factors, is conducted, by Syfer, on a regular basis. This includes:

- (1) 125°C Endurance Testing
at 1.5 times rated voltage
- (2) 85°C/85% Relative Humidity Testing
at stress voltages of 1.5, 5 and 50 vdc

Syfer maintains its rigorous test regime, to give its customers useful and detailed data on the reliability of its products. There is a continuing trend toward higher value capacitors in all major dielectric categories as circuit designers have demanded even greater volumetric capacity. This has prompted an increase in the number of 'high' value lots tested; now approximately 20% of such parts are tested compared with 10% for standard product. The results presented here reflect this change in product mix.

Each section of this document describes the methodology of test and includes a summary of the results obtained. F.I.T. Rate Data is shown, based upon Endurance Test results.

The aim of this document is to confirm that Syfer continues to maintain its reputation for the manufacture of products that meet, and exceed, customer's expectations of reliability.

Syfer's Quality and Technical personnel are available to discuss this information, on request.

Section 2 - Test Conditions

Endurance

Duration	1000 Hours
Intermediate Check Time	168 Hours
Voltage	1.5 x Rated Voltage
Current Limitation	Each component stressed via a 100kΩ resistor
Temperature X7R125°C	C0G125°C
Post Test Limits	
Insulation Resistance C0G	≥ 4000MΩ or 40s
X7R	≥ 2000MΩ or 50s (whichever is the less)

85°C / 85%RH

Duration	168 Hours
Voltage Bias	Rated voltage up to a maximum of 50 volts dc, however, when specified, 1.5Vdc or 5Vdc may be required
Current Limitation	Each component stressed via a 100kΩ resistor
Temperature	85°C
Relative Humidity	85%
Post Test Limits	
Insulation Resistance	C0G ≥ 4000MΩ or 40s
X7R	≥ 2000MΩ or 50s (Whichever is the less)

Section 3 - F.I.T. Rate Data

Acceleration Factor Calculations

$$\text{Acceleration Factor (AF)} = AF_{\text{voltage}} \times AF_{\text{temperature}}$$

where

$$\text{Acceleration Factor}_{\text{voltage}} = \left[\frac{V_{\text{stress}}}{V_{\text{use}}} \right]^{2.7}$$

and

$$\text{Acceleration Factor}_{\text{temperature}} = e^{\left(\frac{E_a}{k} \left[\frac{1}{T_{\text{use}}} - \frac{1}{T_{\text{stress}}} \right] \right)}$$

where E_a = Activation energy (1.0 eV for M.L.C's)
 k = Boltzmann' Constant (8.617×10^{-5} eV/K)
 T = Temperature in K (273 + Temperature in °C)

Failure Rates at the Specified Confidence Level (60%) are derived from:

$$FR = \frac{X^2}{2} \times \frac{1}{AF \times H}$$

where FR = Estimated Failure Rate at Use Stress
 X^2 = Chi Square calculated for number of rejects at test stress
 H = Component test hours


Conversion Factors

From	To	Operation
FITS	MTBF (Hours)	$10^9 \div \text{FITS}$
FITS	MTBF (Years)	$10^9 \div (\text{FITS} \times 8760)$

C0G Capacitor Reliability Data

Product type: C0G capacitors.
Time period analyzed: 1st January 2010 to 31st December 2010
Test laboratory: Syfer Technology Reliability Test Department
Number tested: 17,450
Test conditions: 1000 hours with 1.5x rated voltage applied at 125°C
Results: 4 failures in 17,450,000 component test hours

FIT (Failure In Time) Rate Graph




The FIT (Failure In Time) rate graph provides an indication of component reliability in relation to a customer's application with respect to temperature and voltage being applied. For example, at 25°C and 50%RV (Rated Voltage), the FIT rate graph indicates 0.002 FITs. As a comparison, an automotive customer specifies maximum of 0.1 FITs at 25°C and 50%RV (Rated Voltage).

X7R Capacitor Reliability Data

Product type: X7R capacitors.
Time period analyzed: 1st January 2010 to 31st December 2010
Test laboratory: Syfer Technology Reliability Test Department
Number tested: 24,778
Test conditions: 1000 hours with 1.5x rated voltage applied at 125°C
Results: 11 failures in 24,778,000 component test hours

FIT (Failure In Time) Rate Graph



The FIT (Failure In Time) rate graph provides an indication of component reliability in relation to a customer's application with respect to temperature and voltage being applied. For example, at 25°C and 50%RV (Rated Voltage), the FIT rate graph indicates 0.002 FITs. As a comparison, an automotive customer specifies maximum of 0.1 FITs at 25°C and 50%RV (Rated Voltage).

Mechanical Cracking

The Major Cause for Multilayer Ceramic Capacitor Failures

Introduction	2
Potential Causes	3
Exceptional Circumstances	3
Normal Circumstances	3
Corrective Actions	4
Assembly Design/ Manufacture Considerations.....	4
Review Production Processes	5
Syfer Capacitor Enhancements Offered	6
Test Methods	6
Depaneling Methods	7

Introduction

Due to its brittle nature, multilayer ceramic capacitors are more prone to excesses of mechanical stress than other components used in surface mounting. One of the most common causes of capacitor failures is directly attributable to bending of the printed circuit board (PCB) after solder attachment. Excessive bending will create mechanical crack(s) within the ceramic capacitor. Mechanical cracks, depending upon severity, may not cause capacitor failure during the final assembly test. Over time moisture penetration into the crack can cause a reduction in insulation resistance and eventual dielectric breakdown leading to capacitor failure in service.




Figure 1: Mechanical Crack

Example of capacitors issued by customers to Syfer for failure investigation:



Potential Causes

Mechanical cracks are created by excessive mechanical stress after the capacitors have been soldered onto the substrate.

Excessive mechanical stress can be the result of the following:

Exceptional Circumstances

- Interference fit. For example, physical abuse.

Normal Circumstances

- Assembly design.
- Board de-paneling causing the PCB to bend.
- Automatic test equipment employing a "bed of nails" as contacts. Faults often occur at, or in close proximity to, support pillars within the test jig. Vacuum fixtures can also cause excessive PCB bend.
- PCB distortion/ warp caused by storage conditions or uneven PCB designs. Frequently distorted PCBs are straightened after the soldering process causing the capacitors to mechanically crack.
- Radial/ through hole component insertion especially if there is a tight fit between the radial leads and PCB hole.
- Attachment of rigid fixtures such as heat sinks.
- Fitting IC's, connectors into solder mounted sockets with no support.
- Methods of transportation/ storage and handling during process stages allowing the PCB to bend.
- Fixing completed sub-assemblies into the final assembly. For example, employing a snap fit operation or by over-tightening fixing screws.

Corrective Actions

Extensive bend tests performed at Syfer including bench-marking against competitor's products has proven that:

- i. Syfer capacitors pass the International Specifications ⁽¹⁾ defining robustness of termination criteria.
- ii. the bend test performance of Syfer's sintered termination capacitors is comparable with competitor's sintered termination product.

⁽¹⁾ For International Specifications and Syfer Bend Test Methods refer to Syfer Application Note AN0002 Bend Testing.

The only effective methods of resolving mechanical cracking issues are:

- i. reduce the mechanical stress being exerted on the capacitors.
- ii. and/ or increasing the process window so that the mechanical stress exerted onto the ceramic section of the capacitor is reduced.

ATE, functional tests and reliability tests have limited success in identifying capacitor failures caused by mechanical cracking.

Assembly Design/ Manufacture Considerations


Mechanical stress can be influenced by a number of different factors associated with the design of the assembly and assembly manufacture. These factors include:

- PCB design – copper power and ground planes.
- A PCB design resulting in an uneven metal distribution (usually caused by large power or ground planes) can result in PCB warpage during the soldering process caused by the different Thermal Coefficient of Expansion rates between the copper and the epoxy fiber glass. If large power/ ground planes are required then cross hatching the copper area may prove to be useful.
- Position/ orientation of the capacitor on the PCB in relation to the edge of the PCB and other components/ attachments.

PCB Corner

PCB Edge


Capacitor placement not recommended in the corner of the PCB.



Recommended capacitor orientation with respect to PCB edge (denoted by black lines).

Note: Stress zone is typically within 5mm of PCB edge or fixing point.

Use of PCB slots



Using a slot along the depanelisation edge reduces the level of stress exerted onto the capacitor by approximately 50%.

- Solder pad/ land sizes



Reducing the pad/ land size can reduce the level of stress exerted onto the capacitor by approximately 50%.

- Use of Adhesives.

Depending upon the type of adhesive used, the effect can be a significant reduction in the bend strength of a capacitor. For example, during experiments approximately 50% of the PCB bend was required to crack a capacitor fixed with adhesive when compared to a capacitor not fixed with adhesive.

Review Production Processes

Mechanical cracking occurs after the capacitors have been soldered into position. Subsequent flexing of the PCB creates mechanical stress within the capacitor that if sufficient can result in the capacitor being mechanically cracked.

When mechanical cracking has been identified as the cause for capacitor failures the typical approach for customers is to review the production process for any obvious process stage including handling and transportation that may be bending the PCB. If no obvious stage is identified then the next step is to remove samples of capacitors from assemblies at different process stages and then subject the capacitors to sectioning/ internal examination to determine if the capacitors have been cracked. The shape of mechanical cracks is shown in Fig.1.

An example of a typical investigation would be to remove capacitors from assemblies after completing the following stages:

- Soldering
- Depanelisation
- Insertion of radial components including connectors and IC's into sockets
- ATE
- Fixing the completed sub-assembly into the final assembly.

Syfer Capacitor Enhancements Offered

Syfer offers a polymer termination that effectively reduces the mechanical stress being exerted onto the ceramic section of the capacitor by approximately 50%. The polymer termination is being used by a variety of customers and requires no changes to the customer's assembly process.

For further details refer to Syfer Application Note AN0001 Polymer.

Test Methods

There is no 100% guaranteed method for being able to test capacitors that have been mechanically cracked. The success of the tests conducted relies on the extent of the mechanical cracks – wider cracks are more likely to fail.

Examples of tests conducted by customers:

- Dry Heat/ Steady State. Assemblies powered in a hot dry environment to accelerate the breakdown of the capacitors.
- Damp Heat/ Steady State. Assemblies powered in a hot humid environment to try to drive moisture into the crack and cause capacitor failure.
- Temperature Cycling. Assemblies are temperature cycled with the purpose of opening the crack to cause capacitor failure.
- Vibration and Shock. Assemblies are subjected to vibration/ shock tests with the purpose of opening the crack to cause capacitor failure.
- X-Ray. Customers have tried to employ x-ray solder joint inspection equipment to try to detect mechanical cracks with very limited success.
- Scanning Acoustic Microscopy.

The tests conducted have depended upon the equipment available to customers and the success of tests has varied.

Depaneling Methods

Depaneling is the process of separating individual PCBs from a main panel (usually after the soldering operation) and can present a high risk of mechanically cracking ceramic capacitors. There are various depaneling methods employed, some of which present a greater risk when compared to other methods.

As a guide, depaneling methods include:

Depaneling Method	Benefits	Negatives	Comments
Manual Break-Out	Flexibility. No tooling costs/ changes. No software set-up.	High risk of mechanical cracks. Labour intensive. Not consistent. Potentially high scrap rate.	Not generally recommended though frequently used
Scissor Shearing/ Guillotine	Low tooling costs. Minimal/ no software set-up. Ease of operation.	Severe shock – high risk of mechanical cracks. Potentially high scrap rate.	Not generally recommended.
Blanking/ Die Shearing/ Punch-Out	Fast processing times. Virtually any PCB shape.	High tooling costs. Potential for shock – depending upon supporting fixtures. Less flexibility – tooling changes required.	Usually used for processing high volume of assemblies.
Circular Rolling Blades	Low tooling costs. Minimal/ no software set-up. Ease of operation. Less stress exerted when compared with Shearing.	Some machines are operator dependant. For example, operators hold PCB sides – excessive mechanical stress can still be created.	Frequently used by customers processing low to moderate volume of assemblies.
Sawing	Wedge-shaped knives shear panel with gentle rocking motion along the whole length of the section to be cut – less stress exerted.	Some machines are operator dependant. For example, operators hold PCB sides – excessive mechanical stress can still be created.	Exerts less mechanical stress when compared with manual, guillotine, blanking and circular blades.
Routing	Flexibility. Virtually any PCB shape. Reduces mechanical stress. No/ minimal tooling changes required. Good quality PCB edge finish.	Software set-up. Relatively slow processing times. Initial costs when compared with some of the other depaneling systems.	Exerts less mechanical stress when compared with manual, guillotine, blanking and circular blades.
Laser Cutting	Flexibility. Virtually any PCB shape. No mechanical stress. No/ minimal tooling changes required.	Initial costs and maintenance costs. Depaneled edge often charred and can be jagged. Extra cleaning process possibly required to remove charring.	Very good regarding no mechanical stress but is costly and not frequently used by customers.
Water Jet	Flexibility. Virtually any PCB shape. *No mechanical stress. No/ minimal tooling changes required.	Initial costs and maintenance costs. Process can be slow. Noisy operation. Water removal and treatment environmental issues.	* There are conflicting reports regarding the level of stress exerted onto the PCB. Also, water jets appear to be rarely used.

When reviewing depaneling methods it is recommended that customers contact equipment manufacturers to help evaluate what type of system is most suitable based on processing times, flexibility, costs and mechanical stress exerted.

Capacitance Ageing of Ceramic Capacitors

Explanation of the natural ageing process resulting in logarithmic loss of Capacitance

Introduction	2
Law of Capacitance Ageing	2
Capacitance Measurements	3
Ageing Allowances	3
Test Temperature	4
Test Frequency and Voltage	5
Measuring Equipment and Measurement Uncertainties	5
Resetting the Ageing Process	6
Capacitance Tolerance & Circuit Application	6
Summary & Conclusions	6
Appendix 1 Tolerance Correction For Ageing Rates of 1% and 6%	8

Introduction

Capacitor ageing (Capacitance Drift) is a term used to describe the negative, logarithmic capacitance change that takes place in ceramic capacitors with time. The ageing process has a negligible effect on Class 1 (C0G) product but should be taken into account when measuring Class 2 (X7R, Y5V & Z5U) product.

The crystalline structure for Barium Titanate based ceramics changes on passing through its Curie temperature (known as the Curie Point) at approximately 125°C. The domain structure relaxes with time and in doing so, the dielectric constant reduces logarithmically, this is known as the ageing mechanism of the dielectric constant. The more stable dielectrics have the lowest ageing rates.

The start point for the ageing process is indicated for all product supplied by Syfer by the date stated on the packaging labels. If the ageing start point is not known then the ageing process can be reset by heating the capacitors to a temperature above the Curie Point. The ageing process then starts again from zero.

Law of Capacitance Ageing

During the first hour after cooling through the Curie temperature, the loss of capacitance is not well defined, but after this time it follows a logarithmic law that can be expressed in terms of an ageing constant.

The ageing constant 'k', or ageing rate, is defined as the percentage loss of capacitance due to the ageing process of the dielectric that occurs during a decade of time (a tenfold increase in age) and is expressed as percent per logarithmic decade of hours. As the law of decrease of capacitance is logarithmic, this means that in a capacitor with an ageing rate of 1% per decade of time, the capacitance will decrease at a rate of:

- i) 1% between 1 and 10 hours
- ii) an additional 1% between the following 10 and 100 hours
- iii) an additional 1% between the following 100 and 1,000 hours
- iv) an additional 1% between the following 1,000 and 10,000 hours etc.

The ageing rate continues in this manner throughout the capacitors life.

An alternative method of expressing this is that the percentage loss of capacitance will be 2 times 'k' between 1 and 100 hours and 3 times 'k' between 1 and 1,000 hours. This may be expressed mathematically by the following equation:

$$C_t = C_1 \left[1 - \frac{k}{100} \log_{10} t \right]$$

Where:

- C_t is the capacitance t hours after the start of the ageing process
- C_1 is the capacitance 1 hour after the start of the ageing process
- k is the ageing constant in percent per decade (as defined above)
- t is the time in hours from the start of the ageing process

The ageing constant may be declared by the manufacturer for a particular ceramic dielectric, or it may be determined by de-ageing the capacitor and measuring the capacitance at two known times thereafter.

Typical values of the ageing constant for Syfer Technology ceramic capacitors are:

Dielectric Class	Typical Value
C0G (CG/1B)	Negligible
X7R (2C1)	1 to 2% per decade

Example of a different dielectric material/ type offered by other capacitor manufacturers:

Dielectric Class	Typical Value
Z5U (2F4)	6% per decade

Capacitance Measurements

Ageing Allowances

Because of ageing, it is necessary to specify an age for reference measurements at which the capacitance shall be within the prescribed tolerance. This is fixed at 1,000 hours, since for practical purposes there is not much further loss of capacitance after this time.

In order to calculate the capacitance C_{1000} after 1,000 hours the following formula may be used:

$$C_{1000} = C_t \left[1 - \frac{k}{100} (3 - \log_{10} t) \right]$$

For measurements during the course of capacitor manufacture, the loss of capacitance from the time of measurement to the 1,000 hour age will be known and can be off-set by using asymmetric inspection tolerances. For example, if it is known that the total capacitance loss to 1,000 hours will be 5%, then the capacitors may be inspected to limits of say -15%/+25% instead of $\pm 20\%$.

All capacitors shipped are within their specified tolerance at the standard reference age of 1,000 hours after cooling through their Curie temperature.

Ageing begins after cooling from above the Curie point and continues, apparently forever. This capacitance loss does not limit the effective life of the capacitor, however, it should not be overlooked. A 1% change of capacitance value between 1 and 10 hours may seem serious but 1% change between 10,000 and 100,000 hours is less significant.

Refer to Appendix 1 showing the tolerance correction (for standard reference age of 1,000 hours) to allow for ageing rates of 1% and 6% between 12 and 10,000 hours.

Ageing Allowance Example

A capacitor with a tolerance of $\pm 20\%$ is measured after 3750 hours from its last heat cycle. The corrected tolerance limits to which it should be tested are:



- a) For 1% ageing; tolerance correction is: -0.6%
Therefore, tolerance range allowed is: -20.6% to +19.4%
- b) For 6% ageing; tolerance correction is: -3.4%
Therefore, tolerance range allowed is: -23.4% to +16.6%

Test Temperature

Capacitance is normally declared at a reference temperature, this varies according to specification dependent on country of origin, for example CECC specifies $20^{\circ}\text{C} \pm 2^{\circ}\text{C}$.

Capacitors measured at Syfer are tested in accordance with CECC specifications at 20°C . If capacitors are tested at a different temperature then allowances should be made when verifying the capacitance value.

Care should be taken when testing capacitors. Errors can arise if capacitors are heated by body heat through handling and it is recommended that for precision measurement plastic tweezers be used to handle capacitors.



Test Frequency and Voltage

The following table details the frequency and voltage settings used for electrical testing of surface mount and radial product types by dielectric classification.

Dielectric Class	Surface Mount		Radial product	
	Test Frequency	Test Voltage (rms)	Test Frequency	Test Voltage (rms)
C0G (CG/1B)	$\geq 1\text{nF} = 1\text{kHz}$ $< 1\text{nF} = 1\text{MHz}$	1.0V	1kHz	1.0V
X7R (2C1)	1kHz	$> 25\text{V} = 1.0\text{V}$ $\leq 25\text{V} = 0.5\text{V}$	1kHz	0.5V

Measuring Equipment and Measurement Uncertainties

Incorrect capacitance measurement can also be introduced as a result of either the accuracy of the equipment and/ or measurement uncertainties.

- Measuring equipment. The accuracy and precision of the measuring device/ meter should be examined to determine if the meter is capable of measuring the capacitor adequately.
- Measurement uncertainties. Errors should be removed before measuring the capacitors. For example, by performing open and short-circuit compensations.
- Low capacitance measurements can be affected by stray capacitance from equipment test leads. It is recommended that when measuring values less than 50pF test fixtures are used to minimise the possibility of stray capacitance.
- As a result of the piezoelectric nature of ceramic capacitors, tweezer pressure can also affect capacitance measurements.
- Low capacitance radial products can also be affected by stray capacitance from the components legs/ leads. It is recommended that radial products are measured across the leads directly next to the component body.

Resetting the Ageing Process

For Class 1 (C0G) ceramics the ageing rate is negligible. For Class 2 ceramics it may be necessary to reset the ageing process.

The ageing process is reset by heating the dielectric above its Curie Point. To ensure that all capacitors have been sufficiently heated and that the ageing process has been reset it is recommended that capacitors are placed in an oven @ 160°C for 1½ hours separated on a metal tray. After the heating process, the capacitors should then be allowed to stabilise at room temperature (20°C ± 2°C) for 24 hours before capacitance measurements are conducted.

Capacitance Tolerance & Circuit Application

Capacitance ageing is inherent in class 2 ceramic capacitors and it is important for circuit designs to recognise and allow for this effect. It is of particular importance when initial capacitance tolerance must be tight. In these circumstances the ageing rate may cause the capacitors to drift out of tolerance on the low side. For example, it would be imprudent to specify a 5% tolerance for a unit with a 2% ageing rate.

Designing the capacitor with an initial value large enough to compensate for long term ageing will cause the units to be out of tolerance on the high side each time de-ageing occurs. This can be especially true for equipment where an ambient operating temperature of +125°C could cause potential de-ageing. For this reason tight tolerance capacitors should be of class 1 dielectric when possible.

Summary & Conclusions

1. Electrical Tests. The recommended sequence for testing Multilayer Ceramic Capacitors is:
 - i) Insulation Resistance (IR)
 - ii) Voltage Proof (VP)/ Dielectric Withstand Voltage (DWV)
 - iii) De-age Class 2 capacitors and allow to stabilise at room temperature for 24 hours before capacitance measurements are conducted.
 - iv) Capacitance, apply factors based on the manufacturers ageing rate and the time elapsed since the last Curie temperature excursion.
 - v) Dissipation Factor.
 - vi) Other Tests. If any limits are specified for change in capacitance during a long term test, the capacitor should be de-aged before both the initial and final measurements.
2. With surface mount MLC's some of the solder termination materials used will diffusion bond at temperatures close to that of the ceramic Curie temperature. It is, therefore, important that when de-ageing these products they should be placed on a tray such that their termination end surfaces are not in contact with each other.
3. The ageing process is completely repeatable and predictable for a given capacitor.
4. Capacitance change is negative and logarithmic in respect to time.
5. Application of a D.C. bias can move the point on the ageing curve forward in time. When a D.C. voltage is applied at elevated temperatures (below the Curie Point) the capacitor will show a loss of capacitance but with a consequently lower ageing rate.
6. Class 1 CG/1B (C0G) dielectric has a negligible ageing rate.
7. Class 2 ceramic dielectrics have ageing rates which may vary from 0.6% to 8%. Dependent upon particular ceramic composition employed, this wide capacitance change, as a result of

'Shelf' ageing and temperature cycling, illustrates why tight-tolerance (less than $\pm 5\%$) high dielectric constant ceramics should only be specified with caution.

8. Soldering both leaded and surface mount class 2 capacitors into a circuit will, because of the ageing phenomenon, give an increase in capacitance as a result of the soldering temperature being greater than the dielectric Curie Point. The magnitude of the change will be dependent on the soldering temperature, time and the dielectric class.

Appendix 1 Tolerance Correction For Ageing Rates of 1% and 6%

For Standard Reference Age Of 1,000 Hours

Hours Since Last Heat Cycle	1%	6%	Hours Since Last Heat Cycle	1%	6%
12	1.9	11.5	1000	0.0	0.0
14	1.9	11.1	1050	0.0	-0.1
16	1.8	10.8	1100	0.0	-0.2
18	1.7	10.5	1150	-0.1	-0.4
20	1.7	10.2	1200	-0.1	-0.5
22	1.7	9.9	1250	-0.1	-0.6
24	1.6	9.7	1300	-0.1	-0.7
26	1.6	9.5	1350	-0.1	-0.8
28	1.6	9.3	1400	-0.1	-0.9
30	1.5	9.1	1450	-0.2	-1.0
32	1.5	9.0	1500	-0.2	-1.1
34	1.5	8.8	1600	-0.2	-1.2
36	1.4	8.7	1700	-0.2	-1.4
38	1.4	8.5	1800	-0.3	-1.5
40	1.4	8.4	1900	-0.3	-1.7
45	1.3	8.1	2000	-0.3	-1.8
50	1.3	7.8	2100	-0.3	-1.9
55	1.3	7.6	2200	-0.3	-2.1
60	1.2	7.3	2300	-0.4	-2.2
65	1.2	7.1	2400	-0.4	-2.3
70	1.2	6.9	2500	-0.4	-2.4
80	1.1	6.6	2600	-0.4	-2.5
90	1.0	6.3	2700	-0.4	-2.6
100	1.0	6.0	2800	-0.4	-2.7
120	0.9	5.5	2900	-0.5	-2.8
140	0.9	5.1	3000	-0.5	-2.9
150	0.8	4.9	3250	-0.5	-3.1
175	0.8	4.5	3500	-0.5	-3.3
200	0.7	4.2	3750	-0.6	-3.4
225	0.6	3.9	4000	-0.6	-3.6
250	0.6	3.6	4250	-0.6	-3.8
275	0.6	3.4	4500	-0.7	-3.9
300	0.5	3.1	4750	-0.7	-4.1
350	0.5	2.7	5000	-0.7	-4.2
400	0.4	2.4	5250	-0.7	-4.3
450	0.3	2.1	5500	-0.7	-4.4
500	0.3	1.8	5750	-0.8	-4.6
550	0.3	1.6	6000	-0.8	-4.7
600	0.2	1.3	6500	-0.8	-4.9
650	0.2	1.1	7000	-0.8	-5.1
700	0.2	0.9	7500	-0.9	-5.3
750	0.1	0.7	8000	-0.9	-5.4
800	0.1	0.6	8500	-0.9	-5.6
900	0.0	0.3	9000	-1.0	-5.7

Stack Chip Components Handling and Usage

Storage and Transportation	2
Handling and Usage	2
Mechanical Considerations	3
Thermal Considerations	3

Storage and Transportation

A selected number of components are available 'Tape and Reel' packed. The storage and handling of these components is as for normal chip capacitors.

Unless supplied 'Tape and Reel' packed, all stack chip components will be supplied packed in a protective foam environment in individual cells, to prevent damage by contact during transportation.

It is recommended that the components are stored in the original packing until used.

If stored in the original packing, the components should be able to withstand all reasonable handling associated with transportation.

When removing components from the packaging, care must be taken to prevent damage to the legs due to snagging. The recommended method of removal is :

- Carefully remove the foam packing pieces individually from the box.
- When the loaded packing piece is on the bench, gently push each component from the packing piece onto the bench.
- Do not allow the components to drop.
- It is preferable to place empty packing pieces on the bench, so as to protect units as they are removed.

Take special care when removing 'L' leaded components, as the legs will be sandwiched between packing pieces. If the components are removed from the wrong side of the packing piece, damage will occur to the legs.

Under no circumstances should the components be gripped with pliers, or similar, to remove them from the packing. This is liable to cause severe damage to the component and may effect reliability.

Handling and Usage

The components should always be handled with care (see mechanical considerations).

Recommended pad designs for surface mounted and SM leaded components are available from Syfer on request.

These components are designed for assembly using all proprietary soldering methods such as hot air reflow or vapour phase soldering. Surface mount and SM leaded components are NOT considered suitable for assembly using a soldering iron – particularly 'J' leaded devices - as damage will almost certainly occur due to the thermal shock caused by the proximity of the soldering iron to the ceramic capacitors. If hand soldering is necessary, a hot air pencil should be carefully used, following the guidelines below. 'S' leaded components may be suitable for assembly with a soldering iron, provided the iron is applied to the opposite side of the boards to the component, and sensible care is taken as to the choice of iron tip and temperature settings.

On surface mount leaded components, any solder fillet should be to maintained to the foot of the leg (that part in contact with the board) only. Any meniscus to the vertical leg should be minimised to prevent the solder from reinforcing the leg and preventing the optimum stress decoupling from occurring.

The soldering process should be controlled such that the component does not experience any thermal shocks that may induce cracks into the ceramic dielectric.

The pre-heat temperature rise of the component should be kept to around 2°C per second. In practise successful temperature rises tend to be in the region of 1.5°C to 4°C per second dependant upon the substrate and components. The pre-heat temperature should be close to the maximum soldering temperature (within 50°C minimum) and the component should be stable at the pre-heat temperature prior to the final rise to reflow temperature.

Reflow time should be minimised, and the temperature controlled to a maximum of 220°C. Cooling to ambient temperature should be allowed to occur naturally. Natural cooling allows a gradual relaxation of the thermal mismatch stresses in the solder and epoxy joints. Draughts should be avoided. Forced air cooling can induce thermal breakage, and cleaning with cold fluids immediately after a soldering process may result in cracked components. If soldering jigs have been used for support and to control the temperature gradients, the components should not be removed from the jigs until cooling to ambient temperature is complete.

The components are compatible with solder types Sn60 / Sn62 or similar. Leaded components are compatible with typical lead free solder alloys such as SAC. Unleaded components, terminated with PdAg termination, may exhibit leaching with lead free solders and we recommend that customers carry out their own trials.

The components are designed to be compatible with conventional cleaning processes – but it is the customers responsibility to ensure that there is compatibility with any specific cleaning solvents or processes.

Mechanical Considerations

These components, by their very nature, are large, delicate pieces of ceramic. All multi element, and large area, ceramic components should be considered fragile and handled with appropriate care. Any product dropped or mishandled should be considered suspect and only used advisedly.

Designers should also consider the geometry and relatively high mass of this type of component. Devices that are mis-specified, and unsuitable for use, may be susceptible to damage in high vibration or shock environments. This may be dramatic to the extent of leg or stack shearing. Tall multi chip stacked components, where the height / base aspect ratio is particularly high, are especially at risk. Dependant on the intended use, it may be advisable to strap, or otherwise support, the device, to ensure satisfactory operation. If strapping is used, then care must be taken to ensure that the ceramic is not cracked or chipped by excessive pressure exerted by the strap. If it is considered preferential to support the chip by the use of an adhesive to bond the component to the substrate, then care must be taken to ensure that there are no thermal mismatch stresses exerted on the ceramic by this bond.

The use of stand off legs on the larger components will provide a degree of stress relief during such operations as board de-panelisation, and may help prevent cracking occurring if board flexing takes place.

Thermal Considerations

The soldering requirements for these components are given earlier (see Handling Considerations).

All these components are large when compared to conventional ceramic capacitors. This size makes the ceramic potentially susceptible to thermal shock cracking if they are subjected to rapid changes of temperature, as temperature deltas can be generated within the build of the capacitors, causing a build up of stress.

It is not possible to state specific limits for the rate of temperature change, as this will be largely dependant on such factors as the thermal mass of the substrate to which the component is mounted and the degree to which the component is shielded from direct exposure to severe temperature environments. However, the rate of temperature change should be restricted to $< 4^{\circ}\text{C} / \text{second}$ in all cases.

The main causes of thermal cracking is mismatched Coefficients of Thermal Expansion (CTE) between the capacitors and their surrounding environment. For example a capacitor mounted directly onto a PCB will have a different CTE to the PCB upon which it is mounted. As the assembly undergoes temperature changes, the board and the capacitor expand and contract at different rates, causing a build up of stress at the interconnection point. If the rate of temperature change is too great, or the CTE mismatch too great, then the stress build up at this point may be sufficient to cause cracking of the ceramic in the assembly.

This effect worsens as the assemblies increase in size, as the stress force acts over a greater area. For this reason we do not recommend mounting chip sizes $\geq$ to 3640 directly to boards, but advocate the use of stand off legs for these components.

The use of stand off legs will minimise any reaction between the capacitor assembly and any PCB by allowing the legs to compensate for mismatch by flexing.

Restricted Substances and Lead-free Soldering

Introduction	2
End-of Life Vehicle (ELV) Directive	2
Restriction on Hazardous Substances (RoHS) Directive	3
Material content in Syfer Capacitors	3
Lead-Free Soldering	4
Appendix 1 Low Value C0G	6
Appendix 2 Mid Value C0G	7
Appendix 3 High Value C0G	8
Appendix 4 Low Value X7R	9
Appendix 5 Mid Value X7R	10
Appendix 6 High value X7R	11

Introduction

Due to increasing environmental concerns a number of restrictions have been placed on the material content of electronic components and electronic assemblies. The main environmental concern is that the large quantities of obsolete electronic goods are being disposed of via land-fill. Over time the materials used in these assemblies enter the water within the ground thus contaminating neighbouring water systems.

A number of environmental directives are being issued by the European Union in order to address some of these issues.

End-of Life Vehicle (ELV) Directive – which aims to ensure manufacturers of vehicles will establish methods of recycling vehicles and also restricts certain substances from being used in vehicle manufacture.

Waste Electrical and Electronic Equipment (WEEE) Directive – requires manufacturers of electronic and electrical goods to establish methods of recycling these goods, it also restricts certain substances being used as defined in the **RoHS Directive**. The directive does not cover all electrical goods e.g. military products and aerospace are not included.

Restriction on Hazardous Substances (RoHS) Directive – Defines the substances prohibited in electrical and electronic goods covered by the **WEEE directive**.

End-of Life Vehicle (ELV) Directive

This directive states that vehicles placed on the European market after 1 July 2003 do not contain:

- Lead
- Cadmium
- Mercury
- Hexavalent Chromium

However there are exemptions, which include:

- Electrical components which contain lead in glass or ceramics matrix compound.
- Solder in printed circuit boards and other applications.

This means that there is no requirement for lead-free soldering for vehicles, nor for capacitors to be lead-free. However Cadmium was/is commonly used as part of ceramic dielectrics and as the glass system in termination pastes for ceramic components and it should be clearly established that parts are Cadmium free for these applications.

Syfer has been working towards the elimination of Cadmium in all its product of the past 4 years as part of the Environmental Management System ISO 14001. All Syfer products are Cadmium free.

Restriction on Hazardous Substances (RoHS) Directive

The Directive states:

"By 1 July 2006 at the latest, Member States shall ensure that new electrical and electronic equipment put on the market does not contain

- Lead
- Mercury
- Cadmium
- Hexavalent Chromium
- Polybrominated biphenyls (PBB)
- Polbrominated diphenyl ether (PBDE)"

The latter two compounds are flame retardants used generally in plastics.

This directive gives rise to the **lead-free** requirement which has become the dominant issue as it effectively bans the use of Tin/Lead solders which are used on virtually 100% of PCB assembly lines.

As far as the supply of components is concerned there are two issues resulting:

- Do the components contain the banned materials?
- Are the components capable of being soldered using lead-free solders?

Material content in Syfer Capacitors

The RoHS directive includes a list of exemptions and these include:

- Lead in glass of cathode ray tubes, electronic components and fluorescent tubes. (Note: this means lead in the form of **glass** in electronic components)
- Lead in high melting temperature type solders (i.e. tin/lead solders containing more than 85% lead)
- Lead in electronic ceramic parts (e.g. piezoelectric devices)

Ceramic capacitors typically use lead in a glass form both in the dielectric and end termination and as this is in a glass form it is allowed under the RoHS Directive. The solder finish on Syfer surface mount capacitors is 100% tin and is compatible with either tin/lead or lead-free soldering operations.

Syfer surface mount capacitors comply with the requirements of the RoHS directive.

The Syfer radial range and other specialist assemblies generally use lead-free solders in the internal construction. Due to the fact that the soldering temperature for lead-free alloys used in PCB assembly will be higher than currently used, solder containing more than 85% lead may have to be used in the component construction.

However many of the current applications for these products are avionic or military and we may be required to maintain the existing construction for reliability reasons.

If you are planning to use radial product or any specialist assembly in a lead-free application we would recommend contacting our sales office to ensure our part can meet your requirements.

Details of the material content for Syfer surface mount capacitors can be found in the following appendices:

Summary of material content by dielectric

[Appendix 1 Low Value C0G](#)

[Appendix 3 High Value C0G](#)

[Appendix 2 Mid Value C0G](#)

[Appendix 4 Low Value X7R](#)

[Appendix 5 Mid Value X7R](#)

[Appendix 6 High value X7R](#)

Note that some of the dielectrics do not contain lead – low value C0G, mid value X7R, and high value X7R. These can be terminated with a polymer termination known as: 


This polymer is lead-free and therefore certain ranges of surface mount capacitors can be provided entirely lead-free.

Lead-Free Soldering

In order to comply with the lead-free aspect of the final product, most PCB assemblies will be forced to switch to a lead-free alloy the most common by far being a high Tin alloy with small amounts of Silver and Copper - Sn /Ag(3.0-4.0)/Cu(0.5-0.9).

This will require higher soldering temperatures due to the higher melting point of the alloy. A typical maximum heat exposure profile for reflow is shown:

Pb-free reflow profile requirements for soldering heat resistance		
Parameter	Reference	Specification
Average temperature gradient in preheating		2.5°C/s
Soak time	t_{soak}	2-3 minutes
Time above 217°C	t_1	Max 60 s
Time above 230°C	t_2	Max 50 s
Time above 250°C	t_3	Max 10 s
Peak temperature in reflow	T_{peak}	260°C
Temperature gradient in cooling		Max -6°C/s



Syfer surface mount capacitors can all withstand this profile and operate satisfactorily. For our radial range and any specialty product please consult our sales department.


One of the issues with using high tin content solder is that the solder is harder and stronger. There has been much testing performed on lead-free solder joints particularly with regard to temperature cycling

and the onset of fatigue fractures. Generally lead-free being better in the range -40°C to 100°C and much poorer when tested over -55°C to $125/160^{\circ}\text{C}$. Few of these tests reflect the increased stress transferred to the actual components and also the risk of mechanically cracking due to PCB flexing as result of the comparatively hard and strong solder joints.

Unsupported PCBs will also flex more at the higher soldering temperatures and may apply additional stress, increasing the chance of mechanical cracking.

Syfer has undertaken a range of tests and generally would recommend the use of polymer termination for case sizes greater than 1206 in order reduce the amount of stress transferred to the ceramic capacitor itself.

Example of mechanical cracking



Example of capacitor issued by customers to Syfer for failure investigation:



Information is also available on Syfer's web site www.knowlescapacitors.com/syfer

Appendix 1 Low Value COG

Generic Component Material Declaration (all percentages are approximate)

Standard Nickel Barrier Product

Material	Element	CAS Number	Low Value COG		Typical Component Composition
Ceramic	Ba	7440-39-3		%	60-75% Ceramic
	Ti	7440-32-6	17.5	%	
	Nd	7440-00-8		%	
	Bi	7440-69-9		%	
	Pb	7440-92-1		%	
	Co	7440-48-4	0.3	%	
	Zn	7440-66-6	7.5	%	
	Si	7440-21-3	8	%	
	Al	7440-90-5	8	%	
	B	7440-42-8	3	%	
	Mg	7440-95-4	17.5	%	
	Mn	7440-96-5		%	
	Zr	7440-67-7		%	
	Sn	7440-31-5		%	
	Nb	7440-03-1		%	
	Other primarily O		38.2	%	
Electrode					3-8% Electrode
	Ag	7440-22-4	75	%	
	Pd	7440-05-3	25	%	
Termination					17-30% Termination
	Ag	7440-22-4	94	%	
	Pd	7440-05-3		%	
	Pb	7440-92-1	4	%	
	Bi	7440-69-9		%	
	Other Primarily O, B, Si		2	%	
Plating					3-5% Plating
	Ni	7440-02-0	31	%	
	Sn	7440-31-5	69	%	

Appendix 2 Mid Value COG

Generic Component Material Declaration (all percentages are approximate)

Standard Nickel Barrier Product

Material	Element	CAS Number	Low Value COG		Typical Component Composition
Ceramic	Ba	7440-39-3	15	%	70-85% Ceramic
	Ti	7440-32-6	25	%	
	Nd	7440-00-8	25	%	
	Bi	7440-69-9	7.5	%	
	Pb	7440-92-1	1.5	%	
	Co	7440-48-4	0.3	%	
	Zn	7440-66-6	0.8	%	
	Si	7440-21-3	0.3	%	
	Al	7440-90-5		%	
	B	7440-42-8	0.5	%	
	Mg	7440-95-4		%	
	Mn	7440-96-5	0.1	%	
	Zr	7440-67-7		%	
	Sn	7440-31-5		%	
	Nb	7440-03-1		%	
	Other primarily O		24	%	
Electrode					3-7% Electrode
	Ag	7440-22-4	75	%	
	Pd	7440-05-3	25	%	
Termination					8-20% Termination
	Ag	7440-22-4	94	%	
	Pd	7440-05-3		%	
	Pb	7440-92-1	4	%	
	Bi	7440-69-9		%	
	Other Primarily O, B, Si		2	%	
Plating					1-3% Plating
	Ni	7440-02-0	31	%	
	Sn	7440-31-5	69	%	

Appendix 3 High Value COG

Generic Component Material Declaration (all percentages are approximate)

Standard Nickel Barrier Product

Material	Element	CAS Number	Low Value COG		Typical Component Composition
Ceramic	Ba	7440-39-3	15	%	65-80% Ceramic
	Ti	7440-32-6	20	%	
	Nd	7440-00-8	25	%	
	Bi	7440-69-9	10	%	
	Pb	7440-92-1	3	%	
	Co	7440-48-4		%	
	Zn	7440-66-6	2	%	
	Si	7440-21-3		%	
	Al	7440-90-5		%	
	B	7440-42-8		%	
	Mg	7440-95-4		%	
	Mn	7440-96-5		%	
	Zr	7440-67-7		%	
	Sn	7440-31-5	2	%	
	Nb	7440-03-1		%	
	Other primarily O		23	%	
Electrode					5-15% Electrode
	Ag	7440-22-4	90	%	
	Pd	7440-05-3	10	%	
Termination					5-17% Termination
	Ag	7440-22-4	94	%	
	Pd	7440-05-3		%	
	Pb	7440-92-1	4	%	
	Bi	7440-69-9		%	
	Other Primarily O, B, Si		2	%	
Plating					1-3% Plating
	Ni	7440-02-0	31	%	
	Sn	7440-31-5	69	%	

Appendix 4 Low Value X7R

Generic Component Material Declaration (all percentages are approximate)

Standard Nickel Barrier Product

Material	Element	CAS Number	Low Value COG		Typical Component Composition
Ceramic	Ba	7440-39-3	55	%	75-90% Ceramic
	Ti	7440-32-6	15	%	
	Nd	7440-00-8		%	
	Bi	7440-69-9	2	%	
	Pb	7440-92-1	1.5	%	
	Co	7440-48-4	0.3	%	
	Zn	7440-66-6	0.8	%	
	Si	7440-21-3		%	
	Al	7440-90-5		%	
	B	7440-42-8	0.5	%	
	Mg	7440-95-4		%	
	Mn	7440-96-5		%	
	Zr	7440-67-7		%	
	Sn	7440-31-5		%	
	Nb	7440-03-1		%	
	Other primarily O		24.9	%	
Electrode					1-5% Electrode
	Ag	7440-22-4	75	%	
	Pd	7440-05-3	25	%	5-17% Termination
Termination					
	Ag	7440-22-4	94	%	
	Pd	7440-05-3		%	
	Pb	7440-92-1	4	%	
	Bi	7440-69-9		%	
	Other Primarily O, B, Si		2	%	
Plating					1-3% Plating
	Ni	7440-02-0	31	%	
	Sn	7440-31-5	69	%	

Appendix 5 Mid Value X7R

Generic Component Material Declaration (all percentages are approximate)

Standard Nickel Barrier Product

Material	Element	CAS Number	Low Value COG		Typical Component Composition
Ceramic	Ba	7440-39-3	58	%	70-85% Ceramic
	Ti	7440-32-6	20	%	
	Nd	7440-00-8	0.8	%	
	Bi	7440-69-9	0.4	%	
	Pb	7440-92-1		%	
	Co	7440-48-4		%	
	Zn	7440-66-6	0.5	%	
	Si	7440-21-3		%	
	Al	7440-90-5		%	
	B	7440-42-8		%	
	Mg	7440-95-4		%	
	Mn	7440-96-5		%	
	Zr	7440-67-7		%	
	Sn	7440-31-5		%	
	Nb	7440-03-1	0.5	%	
	Other primarily O		19.8	%	
Electrode					3-10% Electrode
	Ag	7440-22-4	85	%	
	Pd	7440-05-3	15	%	
Termination					8-20% Termination
	Ag	7440-22-4	94	%	
	Pd	7440-05-3		%	
	Pb	7440-92-1	4	%	
	Bi	7440-69-9		%	
	Other Primarily O, B, Si		2	%	
Plating					1-3% Plating
	Ni	7440-02-0	31	%	
	Sn	7440-31-5	69	%	

Appendix 6 High value X7R

Generic Component Material Declaration (all percentages are approximate)

Standard Nickel Barrier Product

Material	Element	CAS Number	Low Value COG		Typical Component Composition
Ceramic	Ba	7440-39-3	58	%	65-80% Ceramic
	Ti	7440-32-6	20	%	
	Nd	7440-00-8	0.8	%	
	Bi	7440-69-9		%	
	Pb	7440-92-1		%	
	Co	7440-48-4		%	
	Zn	7440-66-6	0.5	%	
	Si	7440-21-3		%	
	Al	7440-90-5		%	
	B	7440-42-8		%	
	Mg	7440-95-4		%	
	Mn	7440-96-5		%	
	Zr	7440-67-7		%	
	Sn	7440-31-5		%	
	Nb	7440-03-1	0.5	%	
	Other primarily O		20.2	%	
Electrode					5-15% Electrode
	Ag	7440-22-4	70	%	
	Pd	7440-05-3	30	%	5-17% Termination
Termination					
	Ag	7440-22-4	94	%	
	Pd	7440-05-3		%	
	Pb	7440-92-1	4	%	
	Bi	7440-69-9		%	
	Other Primarily O, B, Si		2	%	
Plating					1-3% Plating
	Ni	7440-02-0	31	%	
	Sn	7440-31-5	69	%	

Automotive Electronics Council-Q200 Stress Test Qualification for Passive Components

Syfer AEC-Q200-Rev C Qualification

Introduction	2
Syfer Product Reliability Guide	2
AEC-Q200 Stress-Test Qualification	3
AEC-Q200 Temperature Range Grades	3
Qualification Families	3
AEC-Q200 Stress Test Qualification Requirements	4
Batch Tests (Standard & Optional Tests Available)	5
AEC-Q200 Qualified Component Ranges	6
Ordering Information	7

Introduction

The Automotive Electronics Council (AEC) Component Technical Committee is the standardization body for establishing standards for reliable, high quality electronic components. Components meeting these specifications are suitable for use in the harsh automotive environment without additional component-level qualification testing.


The Component Technical Committee established AEC-Q200 "Stress Test Qualification for Passive Components" to define the minimum stress test driven qualification requirements for passive electrical devices including ceramic capacitors.

This application note provides information on tests performed by Syfer in accordance with the AEC-Q200 specification.

For further information regarding the Automotive Electronics Council and AEC-Q200, refer to website www.aecouncil.com.

Note: Supply of AEC-Q200 qualified components is not limited to the automotive industry. Other industries are also recognising the benefits of AEC-Q200 qualified components.

Syfer Product Reliability Guide



Notes:

- (1) Space Grade tested in accordance with ESCC 3009. Refer to Syfer specification S02A 0100.
- (2) IECQ-CECC. The International Electrotechnical Commission (IEC) Quality Assessment System for Electronic Components. This is an internationally recognised product quality certification. View Syfer's IECQ-CECC approvals at www.iecq.org/certificates or at www.knowlescapacitors.com/syfer
- (3) AEC-Q200. Automotive Electronics Council Stress Test Qualification For Passive Components.
- (4) MIL Grade. Released in accordance with US MIL standards available on request.

AEC-Q200 Stress-Test Qualification

Qualification is defined as successful completion of the test requirements defined in AEC-Q200. Approval is defined as user approval for use of the component within the customer's application and, as such, is beyond the scope of AEC-Q200.

AEC-Q200 Temperature Range Grades

Temperature range grades defined in AEC-Q200:

Grade	Temperature Range		PASSIVE COMPONENT TYPE Maximum capability	TYPICAL/ EXAMPLE APPLICATION
	MINIMUM	MAXIMUM		
0	-50°C	+150 °C	Flat chip ceramic resistors, X8R ceramic capacitors	All automotive
1	-40°C	+125 °C	Capacitor Networks, Resistors, Inductors, Transformers, Thermistors, Resonators, Crystals and Varistors, all other ceramic and tantalum capacitors	Most underhood
2	-40°C	+105 °C	Aluminium Electrolytic capacitors	Passenger compartment hot spots
3	-40°C	+85 °C	Film capacitors, Ferrites, R/R-C Networks and Trimmer capacitors	Most passenger compartment
4	0°C	+70 °C		Non-automotive

Syfer AEC-Q200 qualified components are rated from -55 °C to +125 °C. Corresponding AEC-Q200 qualified grades are 1, 2, 3 and 4.

Qualification Families

Syfer AEC-Q200 qualification has been conducted in accordance with AEC-Q200 qualification family guidelines. AEC-Q200 defines a qualification family as a group of components that share the same major process and material elements. All components categorized in the same family are qualified by association when one family member successfully completes qualification.

Qualification test summary is available on request.

AEC-Q200 Stress Test Qualification Requirements

Stress	Test #	Test Method	Sample size per lot	Accept on number failed	Additional Requirements
Pre- and Post Stress Electrical Test	1	User Spec.	All qualification parts submitted for testing	0	
Test Not Used	2	-	-	-	-
High Temperature Exposure (Storage)	3	MIL-STD-202 Method 108	77	0	Unpowered 1000 hours @ 150°C
Temperature Cycling	4	JESD22 Method JA-104	77	0	1000 cycles (-55°C to 125°C)
Destructive Physical Analysis	5	EIA-469	10	0	10ea x 3 lots
Moisture Resistance	6	MIL-STD-202 Method 106	77	0	t = 24 hours/cycle. Unpowered.
Biased Humidity	7	MIL-STD-202 Method 103	77	0	1000 hrs 85°C/ 85%RH. 1.5Vdc and Rated Voltage ⁽¹⁾
Operational Life	8	MIL-STD-202 Method 108	77	0	Rated Voltage @ 125°C
External Visual	9	MIL-STD-883 Method 2009	All qualification parts submitted for testing	0	Inspect device construction and workmanship. Electrical test not required.
Physical Dimension	10	JESD22 Method JB-100	30	0	Verify physical dimensions to the device specification
Terminal Strength (Leaded)	11	Not applicable for surface mount capacitors	-	-	-
Resistance to Solvents	12	MIL-STD-202 Method 215	5	0	Note: Add Aqueous wash chemical – OKEM or equivalent. No banned substances.
Mechanical Shock	13	MIL-STD-202 Method 213	30	0	Figure 1 of Method 213 SMD: Condition F.
Vibration	14	MIL-STD-202 Method 204			5 g's for 20 min., 12 cycles each of 3 orientations. Test from 10-2000Hz.
Resistance to Soldering Heat	15	MIL-STD-202 Method 210	30	0	Condition B No pre-heat of samples.
Thermal Shock	16	MIL-STD-202 Method 107	30	0	-55°C/+125°C. 300 cycles. Max transfer time: 20s. Dwell time: 15minutes. Air-Air.
ESD	17	AEC-Q200-002	15	0	
Solderability	18	J-STD-002 (JESD22-B102 ⁽²⁾)	15 each condition	0	
Electrical Characterization	19	User specification	30	0	Parametrically test per lot at room temp & min, max temps
Test not used	20	-	-	-	-
Board flex	21	AEC-Q200-005	30	0	2mm (min) for all except 3mm for Class 1.
Terminal strength	22	AEC-Q200-006	30	0	Force of 1.8kg for 60s.
Beam Load Test	23	AEC-Q200-003	30	0	

Notes:

- 1 Biased Humidity test conducted by Syfer with rated voltage or 200Vdc (whichever is the least) applied.
- 2 JESD22-B102 150°C dry bake preconditioning applied.

Table 1 – Stress Test Qualification Requirements

Batch Tests (Standard & Optional Tests Available)

Test	Standard tests	Test	Optional tests
Solderability	•	100% Burn-In. (2xRV @125° for 168hours).	○
Resistance to soldering heat	•	Load sample test @ 125°C	○
Plating thickness verification (if plated)	•	Humidity sample test. 85 °C/85%RH	○
DPA (Destructive Physical Analysis)	•	Hot IR sample test	○
Voltage Proof Test (DWV & Flash)	•	Axial Pull sample test (MIL-STD-123)	○
Insulation Resistance	•	Breakdown Voltage sample test	○
Capacitance Test	•	Deflection (Bend) sample test	○
Dissipation Factor Test	•	SAM (Scanning Acoustic Microscopy)	○
100% Visual Inspection	•		

For further details, optional test quotations please contact Syfer Sales department.

AEC-Q200 Qualified Component Ranges

Surface Mount Capacitors

	<i>Max Cap</i>	50V	63V	100V	200V	500V	630V	1.0KV
0603	COG/ NP0	470pF	470pF	330pF	100pF	n/a	n/a	n/a
	X7R	33nF	33nF	10nF	5.6nF	n/a	n/a	n/a
0805	COG/ NP0	2.7nF	2.7nF	1.8nF	680pF	330pF	n/a	n/a
	X7R	150nF	150nF	47nF	27nF	8.2nF	n/a	n/a
1206	COG/ NP0	10nF	10nF	6.8nF	2.2nF	1.5nF	1nF	470pF
	X7R	330nF	330nF	150nF	100nF	33nF	10nF	4.7nF
1210	COG/ NP0	18nF	18nF	12nF	4.7nF	3.9nF	1.8nF	1nF
	X7R	680nF	680nF	470nF	220nF	100nF	27nF	15nF
1812	COG/ NP0	39nF	39nF	27nF	12nF	10nF	5.6nF	3.3nF
	X7R	1.5μF	1.5μF	1μF	470nF	270nF	150nF	56nF

Balanced Line EMI Chip Ranges (E03)

	<i>Max Cap</i>	50V	100V
0805	COG/ NP0	470pF	330pF
	X7R	33nF	15nF
1206	COG/ NP0	1.5nF	1nF
	X7R	150nF	47nF
1410	COG/ NP0	5.6nF	3.9nF
	X7R	330nF	150nF
1812	COG/ NP0	10nF	6.8nF
	X7R	560nF	330nF

3 Terminal EMI Chips (E01)

	<i>Max Cap</i>	50V	100V
0805	COG/ NP0	820pF	560pF
	X7R	47nF	15nF
1206	COG/ NP0	1.0nF	1.0nF
	X7R	100nF	15nF
1806	COG/ NP0	2.2nF	2.2nF
	X7R	200nF	68nF

Ordering Information

Part Number Construction:

1210	Y	100	0103	J	E	T	---
Chip Size	Termination	Rated Voltage	Capacitance in Pico farads (pF)	Capacitance Tolerance	Dielectric Codes	Packaging	Suffix code
0603 0805 1206 1210 1812	Y = FlexiCap™ termination base with nickel barrier (100% matte tin plating). RoHS compliant. H = FlexiCap™ termination base with nickel barrier (Tin/lead plating with min. 10% lead). Not RoHS compliant. J = Silver base with nickel barrier (100% matte tin plating). RoHS compliant. A = Silver base with nickel barrier (Tin/lead plating with min. 10% lead). Not RoHS compliant. Available in COG/NP0 only.	050 = 50V 063 = 63V 100 = 100V 200 = 200V 250 = 250V 500 = 500V 630 = 630V 1K0 = 1kV	First digit is 0. Second and third digits are significant figures of capacitance code. The fourth digit is number of zeros following. Example: 0103 = 10nF	<10pF B = ±0.1pF C = ±0.25pF D = ±0.5pF ≥ 10pF F = ±1% G = ±2% J = ±5% K = ±10% M = ±20%	E = X7R (2R1) AEC-Q200 A = COG/NP0 (1B/NP0) AEC-Q200	T = 178mm (7") reel R = 330mm (13") reel B = Bulk pack - tubs or trays	Used for specific customer requirements

For questions or quotation please contact Syfer Sales department.

The Effect of Lead Free Soldering on Bend Test Performance

Methods and International Specifications

Introduction	2
International Requirements/ Specifications	2
Capacitor Bend Tests Conducted on Syfer Product	3
Mechanical Crack Shape	6
The Effect of Lead Free Solders on Mechanical Cracking of MLCC's	7
Lead Free Bend Test Conclusion	8

Introduction

Due to its brittle nature, multilayer ceramic capacitors are more prone to excesses of mechanical stress than other components used in surface mounting. One of the most common causes of capacitor failures is directly attributable to the bending of the printed circuit board (PCB) after solder attachment. Excessive bending will create mechanical stress within the ceramic capacitor that, if sufficient, can result in mechanical cracks.

The introduction of lead free solders for attachment of chip capacitors to PCB's has raised a further area of concern in that lead free solders are less ductile than their traditional tin/lead equivalents. This raises the possibility that the lead free solders demanded by the EU RoHS directive could cause an increase in the incidences of chip failure due to mechanical cracking as stress is transferred to the chip rather than absorbed by the solder.

The purpose of this report is to provide details regarding:

- a. For background information, methods employed by Syfer to measure the mechanical performance of the termination material.
- b. For background information, the shape of cracks created by PCB bending - mechanical stress.
- c. Testing carried out by Syfer to determine the effects of lead free solders on the mean bend performance of ceramic chip capacitors.

International Requirements/ Specifications

The international requirement for bend testing is referred to in several different specifications.

1. section 4.35 Substrate bending test refers to IEC 60068-2-21.
2. IEC 60068-2-21: 1999 Environmental testing: Test U: Robustness of Terminations and Integral Mounting Devices. Section 8 test Ue specifies the test required to assess the mechanical robustness of surface mounting device terminations when mounted on a substrate. Test Ue₁ specifies the substrate bend test.

The purpose of test Ue₁ is to verify that the capacitors can withstand bending loads that are likely to be applied during normal assembly or handling operations.

IEC 60068-2-21 refers to requirements such as deflection and acceptance criteria as being included in the "relevant specification". Syfer maintains IECQ CECC (International Electrotechnical Commission Quality certification programme- CENELEC Electronic Components Committee) product approval and the "relevant specification" is QC 32100-A001:2007.

3. QC 32100-A001:2007 Table 2 – Periodic Tests defines board flex minimum requirements as:
COG: All types, X7R: Y and H only (Flexicap™)
3mm deflection Class I.
2mm deflection Class II.
X7R (non – Flexicap™ termination) 1mm deflection.

4. AEC-Q200-005, Board Flex / Terminal Bond Strength Test.

Minimum requirements stated in table 2 stress test reference 21: 2mm (min) for all except 3mm for Class I.

Capacitor Bend Tests Conducted on Syfer Product

Currently there are 2 methods employed by Syfer to measure the mechanical performance of capacitor termination when mounted on a substrate:

1. External Test Laboratory

To maintain IECQ CECC product approval (certified by BSI "British Standards Institute") Syfer issues capacitor samples to an external test laboratory for a variety of tests to be conducted in accordance with IECQ CECC requirements. The external test laboratory is not part of Syfer and has full traceability to International Reference Standards.

Syfer has maintained CECC product approval for >20 years.

2. Syfer Bend Tests

In addition to the external test laboratory Syfer also conducts bend tests. Samples of capacitors are mounted onto FR4 Test PCBs using 62/36/2 Sn/Pb/Ag solder and subjected to bend testing in accordance with IECQ CECC or AEC -Q200-005 (depending on termination and dielectric types).



Example of FR4
Test PCB Used

Capacitor Placement Method



Hand pick and place used to
mount capacitors for bend tests

Syfer's Bend Test Facility




Fig 1. Bend Test Method

A total of 10 Test PCBs are used for each bend test. Each PCB is mounted with one capacitor and deflected automatically until the capacitor breaks. The software analyses the change in capacitance measured by the Agilent 4288A capacitance meter. As soon as the capacitance change is greater than 10% the bend is recorded in mm.

The results of the test are saved to the Syfer network but also can be communicated as a printed document as below.

Bend Test Data:

Syfer Batch No: →


Batch Number: G89040
Part number: 0805Y2000221*C000
Data folder: 0805\G89040_1

Syfer Part No: →

Sample size: 10
Updated by: PTaylor
Date: 23-Oct-2007

← Sample Size

Distribution Plot →



Measured Results →

Sample No:	1% cap. change	10% cap. change	Sample No:	1% cap. change	10% cap. change	Sample No:	1% cap. change	10% cap. change
1	>9.963	>9.963	11			21		
2	>9.998	>9.998	12			22		
3	>10.003	>10.003	13			23		
4	>10.052	>10.052	14			24		
5	>9.901	>9.901	15			25		
6	>9.978	>9.978	16			26		
7	>9.966	>9.966	17			27		
8	>9.959	>9.959	18			28		
9	>9.993	>9.993	19			29		
10	>10.000	>10.000	20			30		
Extrapolated summary statistics for 10% cap. change:								
Mean			Mean - 3 std. devn:			Max: >10.000		
Standard deviation			Mean + 3 std. devn:			Min:		

Type of Test →

Comment: ROUTINE BEND TEST


Document shows the results for Flexicap™ terminated components.

Typical results for Syfer X7R 0805, 1206, 1812 and 2220 capacitor ranges:

Product	Mean Bend (mm) Sintered Termination	Mean Bend (mm) Flexicap™ Termination
0805 X7R	3.6	6.3
1206 X7R	3.4	6.4
1812 X7R	3.2	6.0
2220 X7R	3.2	6.1


Mechanical Crack Shape

By conducting extensive bend testing capacitor manufacturers including Syfer have demonstrated that mechanical stress applied by bending the PCB results in a distinctive type of crack within the capacitor.



During Syfer's initial investigation into mechanical cracking over 15000 capacitors were subjected to bend testing.

Example of capacitors issued by customers to Syfer for failure investigation:



Summary

- Syfer capacitors pass the International Specifications for bend testing. In addition to routine tests conducted at Syfer an external test laboratory conducts periodic CECC tests on Syfer product including bend testing.
- The crack created by mechanical stress during PCB bending is a distinctive type of crack.

For further information regarding:

Potential causes for mechanical cracking refer to Syfer application note AN0005 - Mechanical Cracking.

An alternative termination material that withstands higher levels of mechanical stress refer to Syfer application note AN0001 – FlexiCap™ Termination.

The Effect of Lead Free Solders on Mechanical Cracking of MLCC's

As mentioned above, one concern with lead free solders is that the reduced ductility in the solder could lead to increased incidences of mechanical cracking of the ceramic.

To ascertain if this concern was real, Syfer instigated a test program to compare the bend test results of a number of 1206 size X7R chip capacitors when soldered with conventional tin/lead (Sn/Pb) solders and with a common lead free solder alloy - 95.5/3.8/0.7 SnAgCu (SAC). Both conventional 'J' chip termination (plated tin over nickel over Silver/glass termination material) and Syfer 'Y' FlexiCap™ (plated tin over nickel over flexible Silver polymer termination material) were tested and ageing at ambient temperature was taken into account to evaluate if the subtle changes in solder particle size over time had any effect.

Testing Carried Out

- Mount 80 capacitors of each of 5 types of conventionally terminated capacitors to boards using 60/40 SnPb solder and carry out bend testing as above.
- Mount 80 capacitors of each of 5 types of FlexiCap™ terminated capacitors to boards using 60/40 SnPb solder and carry out bend testing as above.
- Mount 80 capacitors of each of 5 types of conventionally terminated capacitors to boards using 95.5/3.8/0.7 SAC solder and carry out bend testing as above.
- Mount 80 capacitors of each of 5 types of FlexiCap™ terminated capacitors to boards using 95.5/3.8/0.7 SAC solder and carry out bend testing as above.
- Mount 80 capacitors of each of 5 types of conventionally terminated capacitors to boards using SAC solder, allow to age for 1000hrs at ambient temperature and carry out bend testing as above.
- Mount 80 capacitors of each of 5 types of FlexiCap™ terminated capacitors to boards using SAC solder, allow to age for 1000hrs at ambient temperature and carry out bend testing as above.

Total number of capacitors tested = 2400.

Where conventional SnPb solder was used, board finish was Hot Air Solder Levelled (HASL). Where Pb free solder (SAC) was used, board finish was gold (Au) flash over nickel (Ni) plate (NIG).

All boards were assembled using hot air reflow methods. Peak solder temperatures were 220°C for SnPb and 260°C for SAC solder. In both cases, parts were allowed to cool naturally to ambient temperature – forced cooling was not used as this can itself induce cracks in the ceramic giving false results.

Results

For each set of tests, the results, consisting of the number of fractures and capacitance failures at each bend distance, are entered into a database and the mean bend distance is calculated.

These mean bends can then be compared to evaluate the effect of the two different solders.

Chip Size	Termination	Mean Bend SnPb Solder (mm)	Mean Bend SnAgCu Solder (mm)	Difference in mean bend between conventional and Pb free solders
1206	'J' Termination	3.4	3.2	- 0.2mm
	'Y' FlexiCap™	6.7	6.5	- 0.2mm

After ageing for 1000hrs:

Chip Size	Termination	Mean Bend SnAgCu Solder 0hrs @ 25°C (mm)	Mean Bend SnAgCu Solder 1000hrs @ 25°C (mm)
1206	'J' Termination	3.2	3.5
	'Y' FlexiCap™	6.5	6.7

As solder ages it will change its internal grain structure, which can change the effect it has on the ceramic during bending. The results above show that the mean bend angle does change with prolonged storage and that after 1000hrs at ambient the two types of solder tend towards the same result.

Lead Free Bend Test Conclusion

Soldering with lead free solders marginally reduces the mean bend performance of multilayer chip capacitors mounted on a circuit board.

This change is small, and provided the normal recommendations are observed is unlikely to cause any significant problem within a lead free process. However, where an existing process is 'on the edge' the change to lead free may be sufficient to cause processing problems.

Given time, the grain structure within the solder joint will age to a similar structure to that of lead containing solders and the mean bends for both solders will be very similar.

Although Syfer's FlexiCap™ showed a similar marginal decline in performance when soldered with lead free, in all tests it continued to significantly outperform the conventional termination and is therefore the preferred choice for lead free soldering.

Further information on FlexiCap™ is available on Syfer's web site www.knowlescapacitors.com/syfer

Solder Alloy Choice for Through Hole Ceramic Discoidal & Planar Array Capacitors

Introduction	2
Introduction to through hole ceramic capacitors	3
General soldering trials	5
Investigation into cause of cracks.....	7
Solder alloy trials	8
1) Solder Type 62Sn/36Pb/2Ag	9
2) Solder Type 60Sn/40Pb.....	10
3) Solder Type 99.3Sn/0.7Cu	11
4) Solder Type 95.5Sn/3.8Ag/0.7Cu	12
5) Solder Type 50In / 50Pb	13
6) Solder Type 95Pb / 5In	14
7) Solder Type 93.5Pb/5Sn/1.5Ag	15
Results Summary	16
Demonstration of effect with PdAg termination	17
Testing PdAg termination and Pb free solder alloy	18
Analysis of the Cause of failure	20
Analysis of the differences between gold plate and PdAg terminations	22
Comments on fritted termination in discoidal and planar capacitors	24
Conclusions	25
RoHS compliance	26

Introduction

It has been well known for a number of years that solder alloy choice is a critical factor in soldering to ceramic discoidal and planar array capacitors. The introduction of lead free solder alloys as a result of the EU 'RoHS' directive and other similar directives around the world has prompted further investigation into this phenomenon to categorise the effects of these alloys.

This application note aims to demonstrate the effect the choice of solder alloy has when soldering to the internal bore of these through hole capacitors.

Introduction to through hole ceramic capacitors

Through hole ceramic capacitors are based on the technology of multi layer chip capacitors (MLCC's) with modified internal architecture. The manufacture is similar to MLCC's in that layers of ceramic dielectric material interlaced with precious metal electrodes are built up to form the structure, but holes are then drilled in the ceramic to form contacts to the inner or hot electrodes. The outside is machined to shape and makes contact to the outer or cold electrodes. The capacitance is formed between the hole and the outside edge. In the case of planar arrays, capacitance is formed between each hole and the outside edge. Within limits, each hole can have different capacitance characteristics.

Single hole devices are usually referred to as discs (they are not necessarily circular) whilst multi hole devices are referred to as planar arrays.

The materials involved are typically BaTiO₃ ceramic dielectric with PdAg electrodes. Terminations are usually plated Au over Ni directly onto the ceramic surface, or sometimes PdAg based fritted glass solderable terminations.




Fig 1
Typical Discoidal
Construction




Fig 2
Examples of Discoidal and
Planar Array Capacitors

The finished capacitor device is used in the assembly of EMI filters and filter assemblies. Their special construction allows the devices to have superior high frequency performance to SM chip based filtering – important for applications such as military, aeronautical and medical. For the construction of an EMI filter, the discoidal or array is soldered into a carrying can, or body, with a pin soldered through the centre. The assembly can then be encapsulated to give improved mechanical and environmental protection. The signal to be filtered is passed through the pin and the outside of the body connected to earth.

The pin and body are usually manufactured from Cu or Cu based alloys, plated with Ag or Au.




Fig 3
Typical Emi Filter
Construction




Fig 4
Examples of Emi Filters and
Assemblies

General soldering trials

It has been acknowledged for some years that soldering to the internal bore of the capacitor had the potential to induce cracks within the ceramic structure. The cracks generated by this process are known as 'Longbow' or 'Comma' cracks from their distinctive shape when viewed from a side cross section or top cross section respectively.

These cracks can be benign or can cause total electrical failure, dependant on whether they pass through the area of electrode overlap. Possibly of more concern, the cracks can be instigated during soldering, but only propagate during further processing or in use, whereupon the capacitor can fail in operation.

Capacitor failure will always tend towards a short circuit. If there is sufficient electrical power available, the part will then become extremely hot and can represent a source of combustion.




Fig 5

'Longbow Crack'

Capacitor soldered using 62Sn/36Pb/2Ag solder. Crack in dielectric material generated during cooling of solder joint after reflow.

CRACKS

SOLDER JOINT

CERAMIC CAPACITOR

COPPER ALLOY PIN




Fig 6

'Comma Crack'

The same crack as in Fig 3 above, but sectioned through a plane 90° displaced.

CRACKS

SOLDER JOINT

CERAMIC CAPACITOR

COPPER ALLOY PIN

A further form of crack commonly found in through hole ceramic capacitors is the corner crack. This occurs when the solder fillet on the surface pad shrinks causing the ceramic to crack and lift. It can be likened to the effect of pad lift on a circuit board.

Corner cracking is less critical than longbow / comma cracking and rarely threatens immediate outright dielectric failure, although the induced crack can propagate in operation causing failures. It can be eased by limiting the volume of solder in the meniscus or reducing the pad size. On very small size parts, it is common to remove the pad entirely.




Fig 7

'Corner Crack'

Crack generated by lifting of the pad due to the solder meniscus

Investigation into cause of cracks

Investigation into causes of the cracks centred on the solder profile. In particular, it was felt important to understand whether the crack occurred during the heating or cooling portion of the solder profile. To this aim, an array was assembled using 62Sn/36Pb/2Ag solder and the solder was reflowed using a five zone hot air reflow furnace. As the array passed out of the final soldering zone, a number of pins were removed. After cleaning and drying, the array was sectioned and the internal structure analysed – cracks were found in the structure around holes with pins still in place. Where the pins had been removed no longbow cracks were present.




Fig 8

Example of solder joint
from which pin has been
removed before solder has
solidified

Note small corner crack
caused by solder meniscus




Fig 9

Example of solder joint
with pin in place

Note longbow crack and
corner cracks

This showed that the cracks only occur during the cooling portion of the soldering profile, and that pins must be present to generate the forces that form the longbow crack. This shows that the forces exerted on the ceramic are external to the capacitor.

Considering the forces being generated during the cooling cycle, it is clear that the critical force is generated by the shrinkage of the solder / pin as it cools. This force is generated by the mismatch between the shrinkage amount and rate of the ceramic / solder / pin interconnection. To prevent the cracking it is necessary to change the properties of this interconnection.

The ceramic and the pin materials are fixed and cannot be changed, therefore we need to investigate the solder conditions that are needed to prevent the cracks from forming.

Solder alloy trials

To analyse the effects of different solder alloys, a set of trials were carried out using the following alloys:

- 62Sn/36Pb/2Ag Traditional LMP solder
- 60Sn/40Pb Traditional solder
- 99.3Sn/0.7Cu Lead free 'plumbers' solder
- 95.5Sn/3.8Ag/0.7Cu Lead free solder recommended for PCB assembly
- 50Pb/50In Ductile stress relieving solder
- 95Pb/5In Ductile stress relieving HMP solder
- 93.5Pb/5Sn/1.5Ag Ductile stress relieving HMP solder

This matrix represents the solders currently in use for the assembly of EMI filters, conventional tin lead solders and samples of lead free proposed replacement solders.

In each case except the 2 HMP alloys, two sample sets of filters were assembled and reflowed using a five zone hot air reflow furnace. Sample 1 had a standard solder profile with forced cooling by air blowers after zone 5. Sample 2 was reflowed using the same soldering profile but with the cooling air blowers turned off to allow gradual cooling, so as to reduce the stresses on the ceramic.

95Pb/5In solder has a high melting point of 300°C/313°C, and 93.5Pb/5Sn/1.5Ag a high melting point of 296°C/301°C, so neither could be soldered using the available hot air furnace. Instead samples of these were assembled using a hot plate at 425°C. Preheat was not used. Sample 1 parts were force cooled by placing directly in front of a desk fan. Sample 2 parts were allowed to gradually cool.

The samples were then sectioned, allowing the capacitor structure around the solder joints to be inspected for cracking.

Results

1) Solder Type 62Sn/36Pb/2Ag

Sample 1 (Forced cooling)

80% of the joints sectioned had longbow cracks adjacent to the solder joint. All the joints inspected had some cracking present in the ceramic, mostly corner cracks..




Fig 10

Example of force cooled
62Sn/36Pb/2Ag solder joint
showing longbow and corner
cracks

Sample 2 (Gradual cooling)

20% of the joints sectioned had longbow cracks adjacent to the solder joint. A total of 60% of joints had corner cracks associated with the solder meniscus.




Fig 11

Example of 62Sn/36Pb/2Ag
solder joint showing
longbow and corner cracks

2) Solder Type 60Sn/40Pb

Sample 1 (Forced cooling)

All of the joints sectioned had longbow cracks adjacent to the solder joint. All joints also has corner cracks.




Fig 12

Example of force cooled
60Sn/40Pb solder joint
showing longbow and corner
cracks

Sample 2 (Gradual cooling)

60% of the joints sectioned exhibited longbow cracks adjacent to the solder joint. A total of 80% of joints had corner cracks associated with the solder meniscus.




Fig 13

Example of 60Sn/40Pb solder
joint showing longbow and
corner cracks

3) Solder Type 99.3Sn/0.7Cu

Sample 1 (Forced cooling)

All of the joints sectioned had longbow cracks adjacent to the solder joint. All joints also has corner cracks.




Fig 14

Example of force cooled
99.3Sn/0.7Cu solder joint
showing longbow and corner
cracks

Sample 2 (Gradual cooling)

All of the joints sectioned had longbow cracks adjacent to the solder joint. All joints also has corner cracks.




Fig 15

Example of 99.3Sn/0.7Cu
solder joint showing longbow
and corner cracks

4) Solder Type 95.5Sn/3.8Ag/0.7Cu

Sample 1 (Forced cooling)

All of the joints sectioned had longbow cracks adjacent to the solder joint. All joints also has corner cracks.




Fig 16

Example of force cooled
95.5Sn/3.8Ag/0.7Cu solder
joint showing longbow and
corner cracks

Sample 2 (Gradual cooling)

40% of the joints sectioned had longbow cracks adjacent to the solder joint. 80% of the joints in total had corner cracks, mainly corner cracks associated with solder pads.




Fig 17

Example of 95.5Sn/3.8Ag/0.7Cu
solder joint showing longbow and
corner cracks

5) Solder Type 50In / 50Pb

Sample 1 (Forced cooling)

None of the joints sectioned exhibited any sign of induced cracks in the ceramic.




Fig 18

Example of force cooled
50Pb/50In solder joint
showing absence of any
cracks

Sample 2 (Gradual cooling)

None of the joints sectioned exhibited any sign of induced cracks in the ceramic.




Fig 19

Example of 50Pb/50In solder
joint showing absence of any
cracks

6) Solder Type 95Pb / 5In

Sample 1 (Forced cooling)

None of the joints sectioned exhibited any sign of induced cracks in the ceramic.




Fig 20

Example of force cooled
95Pb/5In solder joint showing
absence of any cracks

Sample 2 (Gradual cooling)

None of the joints sectioned exhibited any sign of induced cracks in the ceramic.



Fig 21

Example of 95Pb/5In solder
joint showing absence of any
cracks

7) Solder Type 93.5Pb/5Sn/1.5Ag

Sample 1 (Forced cooling)

10% of the joints inspected showed very small longbow cracks adjacent to the solder joint. These were noticeably smaller than the cracks seen in other samples.




Fig 22

Example of 93.5Pb/5Sn/1.5Ag solder joint showing small longbow cracks.

Sample 2 (Gradual cooling)

None of the joints sectioned exhibited any sign of induced cracks in the ceramic.




Fig 23

Example of 93.5Pb/5Sn/1.5Ag solder joint showing absence of any cracks

Results Summary

Alloy Type	Cooling	% Defective 'Longbow' only	% Defective Total
62Sn/36Pb/2Ag	Forced	80	100
	Gradual	20	60
60Sn/40Pb	Forced	100	100
	Gradual	60	80
99.3Sn/0.7Cu	Forced	100	100
	Gradual	100	100
95.5Sn/3.8Ag/0.7Cu	Forced	100	100
	Gradual	40	80
50Pb/50In	Forced	0	0
	Gradual	0	0
95Pb/5In	Forced	0	0
	Gradual	0	0
93.5Pb/5Sn/1.5Ag	Forced	10	10
	Gradual	0	0

Note:

The HMP solder joints were made using capacitors without solder pads as available jigging did not allow padded parts to be assembled. This eliminated corner cracking and may have slightly distorted the results with respect to this. However, the very low level of longbow cracking found in HMP soldered parts (10% of force cooled 93.5Pb/5Sn/1.5Ag joints only) still indicates the improved performance of these alloys.

Demonstration of effect with PdAg termination

PdAg terminations raise another problem with soldering to through holes in ceramic - the termination to ceramic bond is reduced when compared to gold plating. The effect of this is that the contraction forces tend to stress relieve the assembly at the termination / ceramic interface rather than inside the ceramic structure in the form of a crack.

On the face of it, this may appear better than a potentially fatal crack, but it raises a potentially more worrying concern.

If a ceramic capacitor is cracked, and subsequently fails, then the resulting fail is almost always a short circuit IR failure. This is normally immediately apparent and the resulting failure can be isolated and removed.

Failure of the termination / ceramic interface will tend not to cause an immediate obvious failure, but will instead result in loss of the filtering performance, often due to dropping capacitance. There have been cases of total loss of filtering due to total failure of the termination / ceramic interface. Loss of filtering may not be immediately apparent, but the effect on the performance of the overall system can be far worse.

Testing PdAg termination and Pb free solder alloy

To demonstrate the problems experienced with soldering to PdAg termination it is easiest to consider a design of capacitor where the capacitance is constructed without electrodes connected to the through hole.




Fig 24
Typical Stray Cap. Discoidal Construction

The capacitance is created by the interaction of the internal bore termination and the outer earth electrodes.

The advantage of carrying out experiments with this type of construction is that any failure of the internal termination or ceramic cracking is demonstrated by a drop in the capacitance. This is because of the introduction of an alternative dielectric material – air – in the area of the failure.

Tests were carried out using capacitor arrays with the electrical design shown above and terminated with PdAg termination material. Prior to assembly, the capacitance of the holes with this design was recorded. The assembly was soldered using 95.5Sn/3.8Ag/0.7Cu solder and hot air reflow. After assembly, the capacitance was re-measured and the results tabulated below.

Test Results

Array No. 1			Array No. 2		
Start Capacitance (pF)	Capacitance after Soldering (pF)	Change (%)	Start Capacitance	Capacitance after Soldering	Change (%)
551	296	-46.3	539	331	-38.6
550	242	-56.0	540	256	-52.6
550	300	-45.5	535	196	-63.4
552	249	-54.9	536	189	-64.7
553	244	-55.9	532	323	-39.3
546	474	-13.2	538	151	-71.9
544	351	-35.5	536	91	-83.0
543	418	-23.0	539	175	-67.5
551	339	-38.5	544	353	-35.1
551	520	-5.6	536	168	-68.7
546	368	-32.6	536	176	-67.2
550	289	-47.5	534	317	-40.6
544	451	-17.1	544	173	-68.2
544	443	-18.6	543	153	-71.8
550	242	-56.0	543	285	-47.5

Array No. 1

Mean Drop = 36.5%

Maximum Drop = 56.0%

Array No. 2

Mean Drop = 58.7%

Maximum Drop = 83.0%

Analysis of the Cause of failure

The capacitor arrays were surface sectioned to check for the presence of cracks in the ceramic. Using this method of sectioning analysis allows us to investigate all solder joints at once. If cracks are found, they will be of the 'Comma' variety described above.

Surface sectioning of both arrays found no ceramic cracks.




Fig 25

Surface Section of Array No. 2
showing absence of damage to
ceramic



Fig 26

Close-up of Surface Section of Array
No. 1 showing absence of damage to
ceramic

We can therefore conclude that the capacitance loss is not caused by cracks within the ceramic in the same way that gold terminated parts are affected.

One effect that can be seen from the surface sections above is that of solder / termination pull – away from the bore of the ceramic. This has the same effect as the cracks in gold plated parts, introducing a section of air dielectric within the capacitor build.

This effect can be seen in FIG 26 above. A further example is below:




Fig 27

Second Close-up of Surface Section of Array No. 1 showing absence of damage to ceramic, but evidence of pull away of solder / termination from ceramic surface.

It is our conclusion that the unacceptable capacitance drop is caused by the failure of the termination / ceramic bond when exposed to excessive stress force as the solder / pin joint cools.

Analysis of the differences between gold plate and PdAg terminations

To understand the failure mode above, it is necessary to investigate the differences between PdAg termination and gold plate.

1. With PdAg termination, the bond to the ceramic is far weaker than gold plate termination. This can be demonstrated by a simple pull test, as below.




Fig 28

Silver plated copper pins soldered into planar array capacitors using 95.5Sn/3.8Ag/0.7Cu solder and removed by simply pulling out using a pair of pliers.

Pins 1 & 2 have been pulled from an array terminated with gold plate.

Pins 3 & 4 have been pulled from an array terminated with PdAg fritted termination.

As can be seen above, the gold plated termination has a far greater adhesion to the ceramic, demonstrated by the amount of ceramic material still attached to the pin. By comparison, the PdAg termination has been cleanly removed from the ceramic with no ceramic material removed. Pins 3 and 4 do show the PdAg termination still attached to the solder – identified by the dull grey areas on the solder.

This is further shown in FIG 29, where the pins have been removed from a partially sectioned array soldered with PdAg termination.




Fig 29

Example of PdAg terminated planar array capacitor soldered with 95.5Sn/3.8Ag/0.7Cu solder.

As the component is sectioned, the pins can be easily removed without damage to the ceramic.

Note the dark grey on the solder joint – this is the termination, which has been removed along with the pin & solder.

The ceramic exhibits no damage, and the pins are very easily removed – the termination has relatively little adhesion to the ceramic.

2. Secondly, PdAg termination is far more susceptible to leaching into the molten solder as the joint is formed. In sectioned components, this is observed as areas of missing termination within the bore of the component.

Leaching is far more common with Pb free alloys, and has been observed on PdAg terminated components with all Pb free alloys. The following examples have been soldered using 95.5Sn/3.8Ag/0.7Cu solder alloy.




Fig 30

Termination leached away from this area.

These electrodes have lost contact and will result in a potential reduction in filtering performance.




Fig 31

Further example of leaching and poor solder joint with PdAg termination.

This leaching also has the effect of reducing the termination adhesion between the termination and the ceramic.

Comments on fritted termination in discoidal and planar capacitors

From this analysis it is clear that PdAg terminations are not suitable for through hole ceramic devices when soldered with lead free solder alloys. Although the ceramic does not crack in the same way as gold plated terminated parts do, the joint between the termination and the ceramic is compromised resulting in a parametric failure.

It is important to also understand that the results given in this paper only represent analysis after the soldering operation. It is normal practise for this type of component to be subjected to positive and negative thermal excursions during testing and operation. It is reasonable to expect that the effect can propagate during these excursions, with the possible conclusion of total joint failure.

The possible loss of up to 83% of design capacitance is clearly unacceptable, but may not be immediately apparent in operation. Components which have had cracks induced (i.e. gold plated termination) are likely to fail short circuit – a failure mode that is immediately observed allowing the failed component to be isolated and removed.

Parametric failure, such as loss of capacitance, is a far more insidious failure mode in that it may not be easily detected, but can cause serious and significant problems in operation.

In the example above, the design capacitance is 500pF, giving a typical PI filter (1000pF total) insertion loss of 6dB @ 10MHz. If we assume that this capacitance can drop to typically 250pF (500pF total - 50% drop), then the resultant insertion loss will only be in the region of 2dB @ 10MHz. The generally accepted cut-off point for a filter to be operating is 3dB. In it's failed form the filter is not acting as such.

This failure may not be immediately critical, but the filter is not working to it's design performance. If at some point in time, the filtering performance at this frequency is critical, then the performance is not available.

Conclusions

1. Potentially fatal cracks were found in all assemblies manufactured with both conventional tin lead solders and the proposed lead free alloys and gold plated termination.
2. Tin lead alloys induced cracks in the ceramic dielectric and should not be used for the manufacture of these assemblies.
3. Lead free alloys performed worse of all solders under test, and should not be used for the manufacture of these assemblies. The lead free alloys tended to perform worse than the tin lead alloys – more cracks and larger cracks were found.
4. In order to manufacture reliable safe capacitor assemblies, it is essential to use a ductile solder so as to prevent excessive force being transferred to the ceramic dielectric material. Ductile solders tend to be an alloy of lead and indium.
5. High melting point alloys, typically containing >90% lead and melting around 300°C, are acceptable if indium is to be avoided - but have a narrower processing window and are more susceptible to problems if the cooling rate is not controlled.
6. Solder joint design should be given due consideration. In particular, solder pads should be reduced or minimised (Note – the manufacture and testing of the capacitor itself will sometimes demand solder pads are included)
7. Gradual cooling should be used and force cooling, either intentional or unintentional due to factors such as drafts, should be avoided.
8. PdAg terminations reduce the incidence of ceramic cracking, but may result instead in parametric failure of the capacitor. This can be ultimately worse in service.
9. It is clear that there is a conundrum – if the termination system provides a very good bond to the ceramic, then there is a risk of cracking the ceramic. If the termination system provides a weak bond to the ceramic then there is a risk of parametric failure leading to loss of performance.
10. The best option for reliable performance is to use a termination system that provides a very strong bond to the ceramic (e.g. gold) and introduce stress relief through the use of ductile solders.

RoHS compliance

EU directive 2011/56/EU (superseding 2002/95/EC), commonly known as RoHS directive, limits the use of certain substances in electronics manufacture. These substances include lead, which has forced a change from lead containing solders to lead free solders for a majority of applications.

Clearly from the evidence shown above, the use of lead free solders should be avoided when soldering to ceramic discoidal and planar capacitors.

The directive allows for exemptions to be granted for situations where there is no technical alternative or such alternatives constitute a negative environmental impact. Syfer have successfully applied for the use of lead containing solders for soldering to ceramic planar arrays and discoidal capacitors to be made exempt from the directive.

This exemption is detailed in the annex to the directive as follows:

Exemption No. 24 Lead in solders for the soldering to machined through hole discoidal and planar array ceramic multilayer capacitors.

Issued in the addendum to directive 2002/95/EC dated 14th October 2006 and continued in the revised directive 2011/56/EU of 1st July 2011.

To summarise – Filters, filter assemblies and filtered connectors manufactured with Syfer discoidal and planar capacitors can be assembled using lead bearing solder alloys – i.e. InPb – to eliminate the incidence of micro cracking due to mismatched material shrinkages and still be RoHS compliant in this respect.

Electronic Lighting Ballasts


Introduction	2
Effective Series Resistance (ESR)	3
Pk to Pk Voltage.....	4
Ordering Information	4
Mechanical Specification.....	5
Electrical Specification	5

Introduction

All fluorescent lamps require a ballast to provide the electrical power to preheat the lamp electrodes, strike the lamp, provide the running power and control the discharge current. This can be achieved by either electromagnetic or high frequency electronic ballasts. With the introduction of new regulations in 2005 covering the European Union, USA and Japan, the use of the older electromagnetic ballasts will no longer be permitted, apart from repairing older systems until 2010. High frequency electronic ballasts provide increased luminous flux from the fluorescent lamp and negate the need for a starter, thus saving energy and costs.


With more manufacturers of high frequency electronic ballasts converting to low cost surface mount capacitors, for use in the snubber circuit of the ballast, Syfer Technology Ltd has introduced a range of capacitors specifically intended for this application. This range is available in the popular 1206 case size and is manufactured from the stable COG/NPO dielectric. This is particularly suitable for the ballast operating frequencies of 20KHz to 100KHz.

The range features capacitance values up to 1nF, with a maximum peak to peak voltage of 600V over a wide operating frequency range (see below).



Effective Series Resistance (ESR)


The low, stable ESR (see below) of this range, particularly at the ballast operating frequency 20 to 100KHz, results in a wide operating ambient temperature range of -55°C to $+100^{\circ}\text{C}$.



Pk to Pk Voltage

Voltage waveforms produced in ballasts result in very high dv/dt figures, this range is capable of withstanding a dv/dt in excess of 5000V/uSec. The voltage waveforms used may be of several varying types, depending on application. The maximum peak to peak voltage should be defined as below.

Definition of maximum Pk to Pk Voltage



The rated peak to peak voltage of 600 volts should not be exceeded in each of the above options.

Ordering Information





Table 2
Capacitance Tolerance

Nominal Cap value 4.7pF – 8.2pF
C = $\pm 0.25pF$
D = $\pm 0.50pF$
F = $\pm 1.0pF$

Nominal Cap value 10pF – 1000pF
F = $\pm 1\%$
G = $\pm 2\%$
J = $\pm 5\%$
K = $\pm 10\%$

Mechanical Specification

Syfer Size	1206
Length (L1) mm	3.20 ± 0.30
Width (W) mm	1.60 ± 0.20
Thickness (H) mm	1.60 Max.
Termination Bands mm (L2, L3)	0.25 – 0.75
Creepage Distance (L4)	1.40 Min.
Termination Material	Nickel Barrier
Solderability	IEC 68-2-20



Electrical Specification

Dielectric	: COG 0 ± 30 ppm/°C
Operating Temperature range	: -55°C to + 100°C
Dissipation Factor	: Cr > 50pF ≤ 0.0015
	: Cr ≤ 50pF = 0.0015 (15+0.7)Cr
Rated Voltage	: 630Vdc/600V Peak to peak
Insulation Resistance	: >100Gohms
Voltage Proof	: 1.5 x Rated Voltage for 5 seconds
dv/dt Rating	: >5000V/uSec
Climatic Category	: 55/125/56
Ageing Rate	: Zero

For further information or technical assistance please contact our Sales Department on +44 1603 723310 or by Email at SyferSales@knowles.com

Packaging Labels

Introduction	2
1. <i>Confirms that the product is RoHS compliant.</i>	3
2. <i>Pb-free process information.</i>	3
Customer Specific Labels.....	3

Introduction

With the implementation of the European RoHS directive in July 2006 and the China RoHS phase I requirements in March 2007, Syfer has received numerous RoHS compliance questionnaires with requests for the product status to be displayed on packaging labeling.


With respect to displaying the product status on packaging labeling, customers are generally concerned regarding two issues:

1. Is the product RoHS compliant?
2. Does the product conform with Pb-free assembly process requirements?

The purpose of this application note is to explain the standard Syfer label format to declare RoHS compliance and Pb-free process information.

Standard Label Format

Syfer Part	1812Y1K00473KXT
Cust Part No	TAA1256298
Cust Ord No	53907
Batch Number	J09710
Quantity	2000
Date	04 MAY 10 2010-05-04
Packer	MH



2002/95/EC
2nd Level Interconnect
Max Safe Temp 270



124438.1
J09710.16





Made in the UK

Example of a standard Syfer label with RoHS and lead-free information

Additional date code for China RoHS, referred to in GB/T7408-94 standard.

Syfer Part	1812Y1K00473KXT
Cust Part No	TAA1256298
Cust Ord No	53907
Batch Number	J09710
Quantity	2000
Date	04 MAY 10 2010-05-04
Packer	MH



2002/95/EC
2nd Level Interconnect
Max Safe Temp 270



124438.1
J09710.16




Made in the UK

The RoHS symbol states that the product is RoHS compliant (refer to note 1)

This section provides Pb-free process information based on JEDEC J-STD-609A (refer to note 2)

Notes

1. *RoHS compliant symbol*

Confirms that the product is RoHS compliant.

2. *Pb-free process information.*

This section on the label is based on the requirements defined by IPC/ JEDEC J-STD-609A Marking and Labeling of Components, PCBs and PCBAs to Identify Lead (Pb), Pb-Free and Other Attributes.

The information defines:

- The Pb-free termination finish category. Syfer components will typically be labeled with the following (depending on customer order requirements):
 - e3 - Sn.
 - e4 - Precious Metal
- That the 2nd level interconnect (refer to IPC/ JEDEC J-STD-609A) terminal finish of components are Pb-free.
- The maximum temperature that the components should attain during assembly.

IPC/ JEDEC J-STD-609A is available at www.jedec.org/standards-documents

Customer Specific Labels

Where customers define specific labeling requirements, the RoHS compliant symbol and Pb-free process information will be added onto the label (space permitting) or onto a separate label attached to the packaging.

For further information regarding customer specific labeling requirements then please contact Syfer Sales department at www.knowlescapacitors.com/syfer

X2Y Balanced Line EMI Chip

Reliability and Performance Data

Introduction	2
Specifications	2
Component Diagrams	2
Technical Benefits	2
Applications.....	3
Reliability Information.....	3
<i>Load Test</i>	3
<i>X2Y FIT Rates</i>	4
<i>Humidity Tests</i>	5
Performance Information	5
<i>Capacitance vs. Time</i>	5
<i>IR vs. Temperature</i>	6
<i>DF vs. Temperature</i>	7
<i>Rated Voltage vs. Temperature</i>	8
<i>Temperature Coefficient</i>	9
<i>Voltage Coefficient</i>	10

Introduction

The X2Y Balanced Line EMI Chip is a 3 terminal device with a revolutionary internal design, offering simultaneous line-to-line and line-to-ground filtering, using a single chip. The novel electrode structure provides a much reduced inductance when compared to conventional capacitors, which enhances the high frequency filtering performance.



Capable of replacing two or more conventional devices, typical applications include the suppression of EMI in DC motors for automotive products, eg window lifters, mirror motors, seat adjustment etc.

X2Y components are available in case sizes of 0805 up to 2220, capacitance values from 10pF to 1.2uF.

Specifications

Dielectric:	X7R or C0G/ NP0
Capacitance Measurement:	At 1000hr point
Typical Capacitance Matching:	Better than 5%
Temperature Rating:	-55°C to 125°C
Dielectric Withstand Voltage:	2.5 x Rated Volts for 5 secs. Charging current limited to 50mA max.
Insulation Resistance:	100GOhms or 1000S (whichever is the less).
Termination Material:	Nickel Barrier.

Component Diagrams



Technical Benefits

- Simultaneous line-to-line and line-to-ground filtering in one device.
- Replaces chokes, inductors, and capacitors with an SMT single chip solution.
- Reduces 2 or more components with one device.
- Matched capacitance line-to-ground on both lines.
- Low inductance due to cancellation effect.
- Differential and common mode attenuation.
- Effects of temperature and voltage variation eliminated.

Applications

- Balanced lines.
- Twisted pairs.
- EMI suppression on DC motors.
- Sensor/ transducer applications.
- Wireless communications.
- Audio.

Reliability Information

Load Test


Samples taken during the development process and from production batches have been subjected to a standard load test. Load test information and results:

Time period analyzed:	1997 to 06 January 2005.
Number of capacitors tested:	10270
Product group analysed:	All X2Y products sample tested.
Testing location:	Syfer Reliability Test Department.
Endurance test conditions:	Up to 1000 hours with 1.5x Rated Voltage applied at 125°C.
Results:	6 failures in 10,215,360 component test hours.

The load test results have then been used to calculate FIT (Failure In Time) rates by applying voltage and temperature acceleration factors.

For details regarding the FIT rate calculation method including acceleration factors then refer to Syfer application note reference AN0004.

X2Y FIT Rates



FIT Rate Reliability Conversion Factors

From	To	Operation
FITS	MTBF (Years)	$\frac{10^9}{(\text{FITS} \times 8760)}$
FITS	Failure Rate Per Hour	$\frac{\text{FITS}}{10^9}$
FITS	ppm (1 year)	$\frac{\text{FITS} \times 8760 \times 1,000,000}{10^9}$

FITS = Failures in 10^9 Hours

MTBF = Mean Time Between Failure

Humidity Tests


Samples taken during the development process and from production batches have been subjected to a standard humidity test. Humidity test information and results:

Time period analyzed: 1997 to 06 January 2005.
Number of capacitors tested: 719
Product group analysed: All X2Y products sample tested.
Testing location: Syfer Reliability Test Department.
Endurance test conditions: Up to 1000 hours with 85°C/85%RH with 1.5Vdc or 5Vdc applied.
Results: 0 failures in 552,600 component test hours.


Performance Information

Capacitance vs. Time

Typical COG performance:



Typical X7R performance:




IR vs. Temperature

Typical COG performance:


Greater than 100GOhms or 1000S over the operating temperature range.

Typical X7R performance:




DF vs. Temperature

Typical maximum COG performance:




Typical X7R performance:




Rated Voltage vs. Temperature

Typical COG performance:




Typical X7R performance:




Temperature Coefficient

Typical COG performance:




Typical X7R performance:




Voltage Coefficient

Typical COG performance:



Typical X7R performance (50DCV Rated):



Micro sectioning Of Multilayer Ceramic Capacitors

Introduction	2
Potting of Components.....	2
Grinding of Micro Section	2
Polishing of Micro Section	2
Fracture Sections	3
Examples of Sectioning Artifacts	4
Structural Abnormalities.....	5
Ceramic Grain Size	7

Introduction

Preparation of Multilayer Ceramic Capacitors micro sections involves the use of techniques which can create artifacts, which in turn can be misinterpreted as capacitor faults. The purpose of this document is to provide a guide to preparation and examination of micro sections, so that results reflect the true internal properties of the parts being examined.

It is recommended that fracture sections examined using a Scanning Electron Microscope are used in conjunction with micro sectioning, in order to gain the most information. This technique is also detailed within this document.

Potting of Components

Components are normally applied to a double sided sticky tape, in the orientation appropriate for examination. Components should be separated from one another by a reasonable gap to allow potting compound to surround each component. If components are too close, they can be poorly supported by resin, and can be damaged around the chip edges during grinding.

A suitable sized mould should be used to contain the components, so that each component is a reasonable distance from the edge of section stub.

Choice of potting compound is very important. Use of a low price general purpose resin will almost certainly generate damage around the chip edges during grinding. Consequently use of a high quality, low stress potting compound is recommended.

Grinding of Micro Section

Waterproof Silicon Carbide grinding paper is available in many grit sizes. Paper should be selected as appropriate to the sample being prepared, and the degree of finish required for examination of the finished section. In cases where the best quality micro section is required, it is recommended that nothing coarser than 800 grit paper is used, with 1200 grit or finer being used prior to final polishing.

Direction of grinding is important, and can influence the results generated. Syfer has determined that in most cases, multi directional grinding gives the best results.

It is possible to determine in some cases whether faults are real or artifacts by changing the grinding direction periodically, and examining the micro section at each stage.

Polishing of Micro Section


It is common to use fine diamond slurries to polish micro sections. These may be of very fine particle size (example 0.1 micron), but they have been found to create damage to Multilayer Ceramic Capacitors, as the diamond is harder than the ceramic material being polished.

Syfer recommend the use of an alumina based polish, which does not create any damage to the parts being polished. Syfer use a fine alumina powder, which is made into a slurry using deionised water.

As with grinding, polishing should be multi directional.

Fracture Sections


Fracture sections are obtained by breaking a chip so that the internal electrodes are exposed. Ease of fracturing is highly dependent on the physical dimensions of the part to be fractured. In order to make a good fracture section, it is important to break the chip without applying too much pressure. It may help to scribe the chip at the point where the fracture is required prior to applying pressure. Fractured edges should be examined optically prior to using the SEM, and only the best fractures used for detailed analysis.



Fracture Section
X7R 1 – High density material

Fracture Section
X7R 2 – Lower density material

Unfortunately, fracture sections are generally unsuitable for looking at chip / termination / plating boundaries, as there are definite stresses applied to the termination interfaces during fracturing, and the edges of the termination bands are particularly vulnerable.



Fracture section showing some
damage at termination boundary

Examples of Sectioning Artifacts

A. Termination / Chip Interface Cracking


This is an example of an artifact that may be present particularly when grinding along the electrodes, and less evident when grinding perpendicular to the electrodes.

Stress relief between the ceramic chip and the termination can take place during grinding. This is most common where the relative hardness of the ceramic and termination materials are different, such as in the Syfer 'Flexicap' range of parts, which uses a polymeric termination primarily to reduce mechanical cracking issues.



Cracks at termination / chip interface caused by stress relief due to unsuitable grinding

Using a refined sectioning technique, and grinding perpendicular to the electrodes, it was possible to eliminate the cracks, confirming them as artifacts.



No cracks evident at termination / chip interface on correctly ground specimen


B. Voids Within the Dielectric Structure

Ceramic materials as used to manufacture Multilayer Ceramic Capacitors vary greatly in fired structure. Some materials produce a denser structure than others after fire, and grain size can vary significantly.

This means that ceramic materials can behave differently when micro sectioned and some materials can be more prone to pull out of the fired structure than others.

Pull out occurs when the ceramic structure is damaged by the grinding process, causing a fragment of the ceramic to be removed, leaving a void. When examined


prior to polishing it is common to see lines of pull out following the scratch marks on a section.



Void within dielectric structure

The same void, seen as pullout
Formed as part of a scratch

Depending on grinding media and technique used, it is possible to damage the ceramic to a significant depth below the surface, meaning that the damage can still be apparent after careful fine grinding and polishing.



Polished sections, showing voids due to pullout


In general, a genuine void will almost always be accompanied by some form of distortion of the layers nearest to the void, and as such, is straightforward to identify as a true fault.

Structural Abnormalities

It is relatively common to find ceramic 'dendrites', 'inclusions' or areas of a 'second phase' within the general ceramic structure of multilayer ceramic capacitors. These areas are most apparent when viewed under a Scanning Electron Microscope, particularly when using a backscatter detector, but they can also be visible under an optical microscope fitted with a polarizing filter.

Structural abnormalities generally take the form of irregularly shaped microstructures within a bulk ceramic microstructure. The existence of these areas is not uncommon in many compositions. For X7R materials, which are practically all barium titanate based, the 'dendrite' is usually a titania rich area, relative to the bulk material. The exact

composition may vary due to influences from the electrode material (which itself may be doped with a ceramic material as a shrinkage aid), but will also be present in the insulation layers and margins.




Examples of 'dendrites'
in X7R

Where present, these structural abnormalities do not affect electrical performance of the components in any way. Product reliability is also unaffected.

Depending on their exact composition, structural abnormalities may be of a slightly different density (typically higher density) than the general ceramic structure. This density difference makes the abnormal areas more susceptible to pull out during micro sectioning, often resulting in the misdiagnosis of a void.


Ceramic Grain Size

Some dielectric materials (particularly COG) may have a large fired grain size. These materials are especially difficult to micro section, as they are virtually impossible to grind and polish without causing pullout of grains, which being relatively large, will always appear as voids within the dielectric structure. These materials require extra fine grinding and careful polishing when preparing sections and it is particularly recommended that fracture sections are used to verify structure.



Large grained material
Poorly prepared section

Large grained material
Good quality section



Large grained material
Fracture Section SEM Image

EMI Suppression for DC Motors using X2Y Integrated Passive Components

Introduction	2
Product Selection	2
Grounding	2
Placement	2
Lead Lengths	2
Housing Design	3



Introduction

X2Y products are integrated passive components which are manufactured by Syfer Technology Ltd under license from X2Y Attenuators LLC. For unbalanced applications they provide ultra low ESL (equivalent series inductance) and are capable of replacing two or more conventional devices.

In order to achieve the ultimate filtering performance the guidelines laid out below should be considered. Syfer's X2Y range can be found [HERE](#)

Product Selection

When selecting an X2Y component for use in a DC motor the first thing to consider is the filtering frequency requirement. Generally for motors the higher capacitance values are most suitable.

The graph to the right shows the insertion loss characteristics for X2Y product, one consideration is the frequency at which the maximum performance is required.

MLCCs are susceptible to mechanical cracking generally as a result of poor processing during the PCB assembly process. Bending of the PCB post population is the most common cause. Because of this issue Flexicap™ Termination is recommended for capacitors used in motor applications. Flexicap™ is a polymer based termination material which is flexible and absorbs some of the mechanical stress which may otherwise be exerted on the ceramic component of the capacitor. Good process control is still required to completely prevent the occurrence of mechanical cracking.

Grounding

The grounding of the X2Y component is very important to the functionality; both ground terminations must be soldered and the ground should be continuous, as large as possible and connected to the motor housing at multiple points.




Placement

The ideal placement for the component is between and near to the power lines, and as close to the exit point of the casing as possible. This reduces the incidence of radiated noise being coupled back on to the lines and carried out of the casing.

Lead Lengths


Lead lengths both to the brushes and to the X2Y component should be kept as short as possible. This will reduce the impedance of the path to ground for the noise and will also reduce the incidence of radiated noise being coupled back on to the lines and carried out of the casing. The track to the solder tabs should also be as short and as wide as is practical.

Filtering application



Housing Design

- The motor housing and end cap should ideally be constructed from metal as they act as a Faraday cage. In the event that this is not possible then maximum metallization should be used.
- The ventilation slots should be round in shape, not rectangular, and be positioned away from the vicinity of the brushes; this restricts the radiation of noise from the brushes.
- The power leads should exit the motor housing in close proximity to each other.



Tin Whiskers

Syfer Surface Mount Capacitors

Introduction	2
Syfer Surface Mount Terminations	2
Syfer Terminations Available	3
Part Number Construction	4
Syfer 100% Tin Termination Whisker Tests	5
<i>Tin Whisker Tests</i>	5
<i>Termination Tin Whisker Inspection</i>	5
<i>Whisker Test Summary</i>	6
Appendix 1 – SEM Images	7

Introduction

With the implementation of legislation such as the EU RoHS directive prohibiting Lead (Pb) from many applications there has been a growing concern within the electronics industry that there is an increased risk of Tin whisker formations causing equipment failure.

Tin whiskers are filaments of Tin that form/ emanate from a pure Tin or plated Tin surface with the potential reliability risk that a Tin whisker may create a short circuit or an intermittent equipment failure. Information available on NASA website <http://nepp.nasa.gov/whisker/failures/index.htm> includes some of the equipment failures attributed to Tin whiskers and also provides photographs of Tin whiskers.

Extensive work has been conducted, for example by NASA and iNEMI (International Electronics Manufacturing Initiative) into understanding causes for Tin whisker formation. It is believed that stresses within the Tin such as from intermetallic formations, oxidation/ corrosion, thermal stress (temperature cycling) and/ or mechanical stress may contribute to Tin whisker formation.

iNEMI has been involved in Tin whisker research since 2001 and provides recommendations on Lead-free finishes. For example, 100% Tin plated surface mount capacitors manufactured by Syfer (matte Tin with Nickel underplate, ceramic capacitors with no leadframe) have been classified by iNEMI as category 1 (no Tin whisker testing required) or 2 (finish must pass Tin whisker testing). iNEMI category 3 (do not accept this finish in any case) including Tin copper and bright Tin are not manufactured by Syfer.

View iNEMI recommendations at <http://www.inemi.org/cms/newsroom/PR/2006/PR121506.html>.

In addition to this, there are several stress tests recommended by, for example, JEDEC (refer to JEDEC JESD22A121 available at www.jedec.org) and AEC (refer to AEC-Q200 available at www.aecouncil.com). Note: The tests are recommended tests and are not provided as qualification tests.

Syfer Surface Mount Terminations

When reviewing Tin whisker information it is often stated that component manufacturers have changed component plated finishes from Tin/ Lead to 100% Tin in response to legislation such as the EU RoHS directive. This statement is not true for Syfer capacitors; there has been no change from Tin/ Lead to 100% Tin plating on surface mount components. Syfer has supplied 100% Tin plated components to customers for many years.

However, in response to customer demand, Syfer has increased the Lead content in Tin/ Lead plated components to a minimum of 10% Lead.

Syfer Terminations Available




Figure 1 - Capacitor construction diagram

Table 1 – Syfer Terminations

Termination Description	Syfer Part Code	Base Layer	Middle Plated Layer	Top Plated Layer	RoHS Compliant?	iNEMI Tin Whisker Test Category
Silver Palladium	F	Silver Palladium	Not applicable	Not applicable	Yes	Not required, no Tin finish
Nickel Barrier with Tin/ Lead Plating	A	Silver base	Nickel	Tin/Lead with minimum 10% Lead	No	Not required, Lead present in top layer
Nickel Barrier with 100% Matte Tin Plating	J	Silver base	Nickel	100% Matte Tin	Yes	1 or 2 ⁽¹⁾
FlexiCap™, Nickel Barrier with Tin/ Lead Plating	H	Silver base	Nickel	Tin/Lead with minimum 10% Lead	No	Not required, Lead present in top layer
FlexiCap™, Nickel Barrier with 100% Matte Tin Plating	Y	Silver base	Nickel	100% Matte Tin	Yes	1 or 2 ⁽¹⁾

Notes:

(1) Category 1: No Tin whisker testing required.

Category 2: Finish must pass Tin whisker testing.

iNEMI explains that both categories have been assigned because in general Tin whisker tests are required but many users have accepted small discrete capacitors with matte Tin over Nickel for many years. Small discrete capacitors are exceptions to the Tin whisker test requirement providing certain criteria are met.

Part Number Construction

Example: 1210Y1000103JDT□□□

1210	Y	100	0103	J	D	T	□□□
Chip Size	Termination	Voltage d.c. (marking code)	Capacitance in Pico farads (pF)	Capacitance Tolerance	Dielectric Codes	Packaging	Suffix Code
0603	Y = FlexiCap™ termination base with nickel barrier (100% matte tin plating). RoHS compliant.	010 = 10V	<1.0pF	H : ± 0.05pF	A = C0G (1B/NP0 AEC-Q200 qualified)	T = 178mm (7") reel	Used for specific customer requirements
0805		016 = 16V	Insert a P for the decimal point as the first character. e.g., P300 = 0.3pF Values in 0.1pF steps	(only available for values <4.7pF)	C = C0G (1B/NP0 standard components)	R = 330mm (13") reel	
1206		025 = 25V		<10pF	D = X7R (2R1 with IECQ-CECC release)	B = Bulk pack - tubs or trays	
1210		050 = 50V		B : ± 0.10pF	E = X7R (2R1 AEC- Q200 qualified)		
1808	H = FlexiCap™ termination base with nickel barrier (tin/lead plating with min. 10% lead). Not RoHS compliant.	200 = 200V	≥1.0pF & <10pF	C : ± 0.25pF	F = COG (1B/NP0 with IECQ-CECC release)	(1B)	
1812		250 = 250V	Insert a P for the decimal point as the second character. e.g., 8P20 = 8.2pF Values are E24 series	D : ± 0.5pF	X = X7R (2R1 standard components) (2R1)		
1825		500 = 500V		F : ± 1.0pF			
2220		630 = 630V		≥10pF			
2225	F = Silver Palladium. RoHS compliant	1K0 = 1kV	≥10pF	F : ± 1%	P = X5R		
3640		1K2 = 1.2kV	First digit is 0. Second and third digits are significant figures of capacitance code. The fourth digit is the number of zeros following. e.g., 0101 = 100 pF Values are E12 series	G : ± 2%			
5550		1K5 = 1.5kV		J : ± 5%			
8060		2K0 = 2kV		K : ± 10%			
		2K5 = 2.5kV		M : ± 20%			
		3K0 = 3kV					
		4K0 = 4kV					
		5K0 = 5kV					
		6K0 = 6kV					
		8K0 = 8kV					
		10K = 10kV					
		12K = 12kV					

For questions or quotation please contact Syfer Sales department.

Tin Whisker Mitigation Practices

The following Tin whisker mitigation practices are employed by Syfer:

- Matte Tin plating with Nickel underplate.
- Tin plating thickness >2µm.
- Annealing process after plating for 150°C for minimum of 2 hours.
- No Lead forming or other stress creating operations after plating.

Syfer 100% Tin Termination Whisker Tests

In response to general customer enquires regarding Tin whiskers on Syfer 100% Tin plated capacitors, components have been subjected to the following tests with the purpose of accelerating Tin whisker growth.

Tin whisker maximum specification (AEC-Q200 section 4.3.4.2): 50µm.

Tin Whisker Tests

Table 2 - Tin Whisker Growth Tests

Stress Type	Test Conditions	Minimum Duration
Temperature Cycling	Tmin: -55°C Tmax: +125°C	1000 cycles
Ambient Temperature/ Humidity Storage	30°C 60%RH	3000 hours with 1000 hour inspection intervals
High Temperature/ Humidity Storage	60°C 87%RH	3000 hours with 1000 hour inspection intervals

Termination Tin Whisker Inspection




Figure 2 - Diagrams showing 2 terminal and 3 terminal components

Inspection conducted using optical microscope with 50x to 500x magnification and SEM (Scanning Electron Microscope) with minimum of 250x magnification. All termination tops and sides examined for Tin whiskers.

Whisker Test Summary

Table 3 – Syfer Capacitor Test Results (Nickel Barrier with 100% Matte Tin Plating)

Capacitor Case Size	Sample Size		Tin Whisker Test Result			Appendix 1 SEM Photo Ref
	Number of components	Number of Terminations	Temp Cycle	30°C 60%RH	60°C 87%RH	
0603 (2 terminals)	18	36	Pass No whiskers	Pass No whiskers	Pass No whiskers	1
0805 (2 terminals)	9	18	Pass No whiskers	Pass No whiskers	Pass No whiskers	2
0805 (3 terminals)	18	72	Pass No whiskers	Pass No whiskers	Pass No whiskers	3, 4
1206 (3 terminals)	9	36	Pass No whiskers	Pass No whiskers	Pass No whiskers	5, 6
1410 (3 terminals)	18	72	Pass No whiskers	Pass No whiskers	Pass No whiskers	7, 8
1806 (3 terminals)	18	72	Pass No whiskers	Pass No whiskers	Pass No whiskers	9
1812 (2 terminals)	9	18	Pass No whiskers	Pass No whiskers	Pass No whiskers	10
1812 (3 terminals)	18	72	Pass No whiskers	Pass No whiskers	Pass No whiskers	11, 12


Appendix 1 – SEM Images

The following images have been taken using a SEM (Scanning Electron Microscope) after the Tin whisker tests and are representative of the terminations examined.


Ref 1: 2 terminal 0603




Ref 2: 2 terminal 0805



Ref 3: 3 terminal 0805 - end termination




Ref 4: Side termination



Ref 5: 3 terminal 1206 -end termination



Ref 6: Side termination




Ref 7: 3 terminal 1410 - end termination



Ref 8: Side termination



Ref 9: 3 terminal 1806 - end termination



Ref 10: 2 terminal 1812



Ref 11: 3 terminal 1812 - end termination



Ref 12: Side termination



Tandem Capacitors

Tandem Capacitors have been designed as a fail safe range using a series section internal design, for use in any application where short circuits would be unacceptable. When combined with Syfer FlexiCap™ Termination, Syfer Tandem Capacitors provide an ultra robust and reliable component, for use in the most demanding applications.

Introduction	2
Background	2
Tandem Capacitors and FlexiCap™ - Product Qualification	3
Product Range	4
Benefits	4
Mechanical Crack Prevention – Syfer Product Group	5
Ordering Information	6

Introduction


Tandem Capacitors have been designed as a fail safe range using a series section internal design, for use in any application where short circuits would be unacceptable. A single Tandem capacitor can also be used in applications where two capacitors placed in series are specified, reducing board space and assembly time. The series section design offers the additional benefit of improved ESD performance.

When combined with Syfer FlexiCap™ Termination, Syfer Tandem Capacitors provide an ultra robust and reliable component, for use in the most demanding applications.

Background

Standard capacitors normally use a single section internal design as shown below.


Example 1 - 200V rated capacitor, Standard Design



In the case of short circuit failure of this type of component, the capacitor would no longer function, and the circuit would be at risk.


Syfer Tandem capacitors use a series section internal design, where each section is capable of withstanding the full rated voltage (DWV) of the component as shown below.

Example 2 – 200V rated Tandem capacitor design



NB - Each section of the tandem capacitor has only 50% of the rated voltage (DWV) applied during normal use, so the component is under a low stress condition.

In the event of a tandem capacitor failing due to short circuit, the second capacitor is capable of withstanding the resulting doubling in Voltage as shown in the example below.



The left hand capacitor failed due to short circuit, but the right hand capacitor would continue to function as a normal capacitor, although the component capacitance would change depending on failure mechanism.

Tandem Capacitors and FlexiCap™ - Product Qualification

Syfer have built an excellent reputation throughout the industry using FlexiCap™ termination. FlexiCap™ is proven to prevent failures due to mechanical cracking during the board assembly process. By combining Tandem Capacitors and FlexiCap™, an ultra-safe range of capacitors has been introduced, which offers all the benefits of FlexiCap™, plus the advantage of two capacitors in series.

Although it is extremely unlikely that a Syfer Capacitor with FlexiCap™ would suffer from mechanical cracking, under extreme handling conditions, a crack may be formed.

In order to simulate customer use of a cracked component, Tandem Capacitors were manufactured with Syfer FlexiCap™ termination. Samples were submitted for bend testing in accordance with AECQ-200 Rev C, in order to crack the components prior to Endurance and 8585 testing of the cracked parts.



It should be noted that in most cases, the FlexiCap™ parts were found to be unbreakable using a single bend test (up to 10mm of bend), and it was necessary to undertake multiple bend tests, or to terminate parts using an alternative material in order to break the components.

Following 1000 hour endurance and 8585 testing, the cracked components were electrically tested, and then removed from the test boards and microsectioned. Some of the components had lower capacitance post test, capacitance loss was between zero and 50%, depending on the position of the cracks (although higher capacitance would be possible for failed Tandem capacitors with failures on one side of the component).

There were no failures due to short circuit – i.e. during product qualification it has been demonstrated that cracked Syfer Tandem Capacitors can be used without risk of failure due to short circuit.

Examples of Syfer Tandem Capacitors pre and post test

Tandem Capacitor
Untested



Tandem Capacitor post
bend and life test.
Capacitance loss
approximately 50%.
NB - Capacitor still
Functioning

Product Range

Tandem capacitor range is offered in low to mid range capacitance values in X7R dielectric with FlexiCap™ termination:

Max capacitance in nF (X7R only)

Chip Size	16V	25V	50/63V	100V	200/250V
0603	12	10	6.8	2.2	1.0
0805	47	39	33	10	4.7
1206	150	120	100	47	22
1210	270	220	180	82	47
1812	560	470	390	220	100
2220	1200	1000	680	470	220
2225	1500	1200	1000	680	330


Benefits

- Series section internal design provides two capacitors, both capable of independently working at rated voltage (DWV).
- Fully functioning component works at 50% of the applied voltage, resulting in a lower stress condition.

- Syfer FlexiCap™ provides protection from mechanical cracking.
- Improved ESD performance.
- Where two series capacitors are specified, board space and assembly time can be reduced.
- In the event of short circuit failure, one of the two capacitors will continue to function (although capacitance may be affected).
- Available in a wide range of chip sizes and voltage ratings.

Mechanical Crack Prevention – Syfer Product Group

- The Tandem Capacitor range is offered to compliment the Syfer standard FlexiCap™ range and the new Open mode capacitor range, to offer the best possible protection against mechanical cracking:



Ordering Information

The Tandem Capacitors can be ordered by using a standard Syfer product code with the suffix code T01.

Examples: 1206Y0500104KXT**T01**
1206Y0500104KET**T01**

1206 Case Size
Y Polymer Termination FlexiCap™
050 50V DC Rated
0104 100nF Capacitance Value
K 10% Capacitance Tolerance
X or E X - X7R Dielectric (standard)
E - X7R Dielectric (AEC-Q200 product)
T Taped and Reeled

T01 Syfer Tandem Capacitor

All other specifications and properties are as Syfer standard product.

For further information or technical assistance please contact our Sales Department on +44 1603 723310 or by Email at SyferSales@knowles.com

Open Mode Capacitors

Open mode capacitors have been designed using inset electrode margins specifically for use in applications where mechanical cracking is a severe problem. When combined with Syfer FlexiCap™ Termination, Syfer Open Mode Capacitors provide a robust component, with the assurance that if a part becomes cracked, the crack will be unlikely to result in short circuit failure.

Introduction	2
Background	2
Open mode and FlexiCap™ - Product Qualification	3
Product Range	4
Benefits	5
Mechanical Crack Prevention – Syfer Product Group	5
Ordering Information	6


Introduction

Open mode Capacitors have been designed specifically for use in applications where mechanical cracking is a severe problem and short circuits due to cracking are unacceptable. Open mode capacitors use inset electrode margins, which prevent any mechanical cracks which may form during board assembly from connecting to the internal electrodes.

When combined with Syfer's FlexiCap™ Termination, Syfer open mode capacitors provide a robust component with the assurance that if a part becomes cracked, the crack will be unlikely to result in short circuit failure.


Background

One of the most common causes of failure with standard capacitors is directly attributable to bending of the printed circuit board (PCB) after solder attachment. Excessive bending will create mechanical crack(s) within the ceramic capacitor. Mechanical cracks, depending upon severity, may not cause capacitor failure during the final assembly test. Over time, moisture penetration into the crack can cause a reduction in insulation resistance and eventual dielectric breakdown leading to capacitor failure in service.



Mechanical cracking always initiates from the point of highest stress, which is at the junction of the ceramic body and the termination band.

Syfer open mode capacitors use an inset electrode design which prevents any mechanical crack from crossing the active area of the capacitor, therefore preventing a short circuit failure as shown below.



Important Notes

- Syfer open mode capacitors will only fail as open circuit (or low capacitance) if the failure is due to mechanical cracking. Any other cause of capacitor failure will almost certainly result in short circuit.
- Syfer strongly recommends the avoidance of any procedure that may generate mechanical cracking, as a cracked part may in time create degradation and failure. Open mode capacitors will minimise but cannot completely eliminate this risk.

Open mode and FlexiCap™ - Product Qualification

Syfer have built an excellent reputation throughout the industry using FlexiCap™ termination. FlexiCap™ is proven to prevent failures due to mechanical cracking during the board assembly process. By combining Open mode Capacitors and FlexiCap™, a range of capacitors has been introduced which offers all the benefits of FlexiCap™, plus the advantage of an inset electrode design.

Although it is extremely unlikely that a Syfer Capacitor with FlexiCap™ would suffer from mechanical cracking, under extreme handling conditions, a crack may be formed.



In order to simulate customer use of a cracked component, Open mode Capacitors were manufactured with Syfer FlexiCap™ termination. Samples were submitted for bend testing in accordance with AECQ-200 Rev C, in order to crack the components prior to Endurance and 8585 testing of the cracked parts.

It should be noted that in most cases, the FlexiCap™ parts were found to be unbreakable using a single bend test (up to 10mm of bend), and it was necessary to undertake multiple bend tests, or to terminate parts using an alternative material in order to break the components.

Following 1000 hour endurance and 8585 testing, the cracked components were electrically tested, and then removed from the test boards and micro sectioned. Some of the components had lower capacitance post test, capacitance loss was between zero and 70%, depending on the position of the cracks. There were no failures due to short circuit detected.

Examples of Open Mode Capacitors pre and post test

Open Mode Capacitor
Untested



Open Mode Capacitor
post bend and
85°C/85%RH test.
Capacitance loss
approximately 70%.

NB – Capacitor still
functioning

Product Range

The Open mode capacitor range is offered in low to high range capacitance values in X7R dielectric. It is recommended only with FlexiCap™ termination, but other termination materials may be available upon request.

Note – use of non FlexiCap™ termination will increase the risk of cracks caused by mechanical or thermal cycling stress.

Max capacitance in nF (X7R only)

Chip size	16V	25V	50/63V	100V	200/250V
0603	39	33	22	6.8	2.7
0805	150	120	100	27	15
1206	470	330	220	100	68
1210	680	560	470	220	100
1812	1500	1200	1000	680	330
2220	3300	2200	1500	1000	680
2225	4700	3900	2700	1800	1000


Other case sizes and voltages may be available on request.

Benefits

- Inset electrode design provides protection in case of mechanical cracking, with any crack formed likely to result in low capacitance or open circuit rather than short circuit failure.
- Syfer FlexiCap™ provides protection from mechanical cracking.
- Available in a wide range of chip sizes and voltage ratings

Mechanical Crack Prevention – Syfer Product Group

- The Open mode range is offered to compliment the Syfer standard FlexiCap™ range and the new Tandem capacitor range, to offer the best possible protection against mechanical cracking:



Ordering Information

The Open mode Capacitors can be ordered by using a standard Syfer product code with the suffix code M01.

Examples: 1206Y0500104KXT**M01**
1206Y0500104KET**M01**
1206 Case Size
Y Polymer Termination FlexiCap™
050 50V DC Rated
0104 100nF Capacitance Value
K 10% Capacitance Tolerance
X or E X - X7R Dielectric (standard)
E - X7R dielectric (AEC-Q200 product)
T Taped and Reeled
M01 Syfer Open mode Capacitor

All other specifications and properties are as Syfer standard product.

For further information or technical assistance please contact our Sales Department on +44 1603 723310 or by Email at SyferSales@knowles.com

IPC/JEDEC J-STD-020D

Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface
Mount Devices
Syfer Surface Mount Capacitor Test Results

1.0	Introduction	2
2.0	Moisture Sensitivity Classification Process	2
2.1	Initial Electrical Test	2
2.2	Initial Visual	2
2.3	Bake.....	2
2.4	Moisture Soak.....	2
2.5	Reflow x 3	3
2.6	Final External Visual	3
2.7	Final Electrical Test.....	3
2.8	Final Internal Visual Examination	3
3.0	Failure Criteria	4
4.0	Syfer Test Summary	5
	Results	5
	Appendix 1 – Capacitor Photographs.....	6

1.0 Introduction

The purpose of J-STD-020 is to identify the moisture sensitivity classification level of non-hermetic solid state surface mount devices (SMDs). The classification level enables proper packaging, storage and handling to prevent potential damage as a result of moisture-induced stress during soldering operations and/or repair operations.

Moisture Sensitivity Levels defined by J-STD-020

Level	Floor Life	
	Time	Condition
1 ⁽¹⁾	Unlimited ⁽²⁾	≤30°C/ 85%RH
2	1 year	≤30°C/ 60%RH
2a	4 weeks	≤30°C/ 60%RH
3	168 hours	≤30°C/ 60%RH
4	72 hours	≤30°C/ 60%RH
5	48 hours	≤30°C/ 60%RH
5a	24 hours	≤30°C/ 60%RH
6	Time On Label (TOL)	≤30°C/ 60%RH

Notes:

- (1) If a device passes level 1, it is classified as not being moisture sensitive and does not require dry pack.
- (2) Unlimited floor life refers specifically to moisture sensitivity related to components cracking during soldering operations. Other factors may affect, for example, component solderability. Syfer recommended shelf life and storage conditions are available at www.knowlescapacitors.com/syfer

Copies of J-STD-020 are available at <http://www.jedec.org>

2.0 Moisture Sensitivity Classification Process

2.1 Initial Electrical Test

Capacitors tested for:

- Capacitance.
- Dissipation Factor.
- Insulation resistance.
- Dielectric Withstand Voltage.

2.2 Initial Visual

Capacitors externally visually examined using 50x magnification.

2.3 Bake

Capacitors subjected to minimum 24 hours at 125°C +5/-0°C.


2.4 Moisture Soak

Capacitors placed in a humidity chamber at 85°C/ 85%RH for 168 hours.

2.5 Reflow x 3

Within 15 minutes to maximum 4 hours after the moisture soak, capacitors subjected to 3x reflow soldering profile.

Reflow soldering profile used by Syfer:



2.6 Final External Visual

Capacitors externally visually examined using 50x magnification.

2.7 Final Electrical Test

Capacitors tested for:

- Capacitance
- Dissipation Factor
- Insulation resistance
- Dielectric Withstand Voltage

2.8 Final Internal Visual Examination

J-STD-020 includes a final acoustic microscopy stage after the final electrical test with any component identified with a crack being evaluated by sectioning.

Acoustic microscopy may not identify all cracks within capacitors and to verify that no cracks are present, Syfer has sectioned all capacitors tested.

Sectioning is conducted by mounting capacitors in high edge retention potting compound and then grinding through the capacitors. During the grinding process, the capacitors have been frequently examined using up to 200x magnification checking for cracks.




Figure 1 - Capacitor construction diagram

3.0 Failure Criteria

If 1 or more capacitor in the test sample fails then the whole family group is considered to have failed the tested MSL (Moisture Sensitivity Level).

A capacitor is considered to have failed if it exhibits any of the following after the 168 hour moisture soak and subsequent 3x reflow processes:

- Crack observed during the Final External Visual examination
- Final Electrical Test failure
- Crack observed during the Final Internal Visual examination

4.0 Syfer Test Summary

Moisture/ reflow sensitivity classification has been conducted by Syfer based on a family sampling approach in relation to:

- Capacitor case size
- Dielectric classification
- Termination type

Results

Capacitor Case Size	Dielectric Type	Termination Type ⁽¹⁾	Sample Size	Pre Moisture Soak and 3x Reflow		Post Moisture Soak/ 3x Reflow			Appendix 1 Photo Ref
				2.1 Initial Electrical Tests	2.2 Initial Visual	2.6 Final External Visual	2.7 Final Electrical Tests	2.8 Internal Visual Examination	
0603	C0G	J	25	Pass	Pass	Pass	Pass	Pass	1 and 2
0603	X7R	J	25	Pass	Pass	Pass	Pass	Pass	3 and 4
0603	X7R	Y	25	Pass	Pass	Pass	Pass	Pass	5 and 6
1210	C0G	J	25	Pass	Pass	Pass	Pass	Pass	7 and 8
1210	X7R	J	25	Pass	Pass	Pass	Pass	Pass	9 and 10
1210	X7R	Y	25	Pass	Pass	Pass	Pass	Pass	11 and 12
2225	C0G	J	25	Pass	Pass	Pass	Pass	Pass	13 and 14
2225	X7R	J	25	Pass	Pass	Pass	Pass	Pass	15 and 16
2225	X7R	Y	25	Pass	Pass	Pass	Pass	Pass	17 and 18

Notes:

(1) Termination type refers to the code letter used in Syfer part numbers.

J: Silver base with Nickel Barrier (100% matte tin Plating).


Y:  termination base with Ni Barrier (100% matte tin plating).

All capacitors tested passed Moisture Sensitivity Level (MSL) 1 and are not classified as being moisture sensitive. The capacitors supplied by Syfer do not require dry pack.


Appendix 1 – Capacitor Photographs

The following photographs have been taken after the moisture soak and 3x reflow processes and are representative of the capacitors subjected to the moisture/ reflow sensitivity classification tests.


0603 C0G J Termination
Ref 1. Final External Visual




Ref 2. Final Internal Visual (100x mag)




0603 X7R J Termination
Ref 3. Final External Visual




Ref 4. Final Internal Visual (100x mag)




0603 X7R Y Termination
Ref 5. Final External Visual




Ref 6. Final Internal Visual (100x mag)




1210 C0G J Termination
Ref 7. Final External Visual




Ref 8. Final Internal Visual (50x mag)




1210 X7R J Termination
Ref 9. Final External Visual




Ref 10. Final Internal Visual (50x mag)




1210 X7R Y Termination
Ref 11. Final External Visual




Ref 12. Final Internal Visual (50x mag)




2225 C0G J Termination
Ref 13. Final External Visual




Ref 14. Final Internal Visual (50x mag)




2225 X7R J Termination
Ref 15. Final External Visual




Ref 16. Final Internal Visual (50x mag)



2225 X7R Y Termination
Ref 17. Final External Visual



Ref 18. Final Internal Visual (50x mag)



LCD Inverter Range - 5kV and 6kV Surface Mount Capacitors

Introduction	2
Testing	2
Results	2
Conclusion.....	3
Ordering Information	3



Introduction

Syfer Technology Ltd has developed a new range of capacitors aimed specifically at the high voltage LCD inverter market. The requirement is for a surface mountable device which can replace leaded components used at present. Syfer has produced components in 1808 and 1812 case sizes which are capable of withstanding greater than 6kV prior to the inception of surface arcing without the need for conformal coating post soldering. This breakthrough in surface mount technology has been achieved by the combination of the use of a unique COG type dielectric material and the optimisation of physical and electrical design.

Testing

Testing has been undertaken at Syfer in order to demonstrate and verify the advantages of the LCD inverter range over standard X7R and COG product.


Components were mounted onto FR4 PCB substrates using SN62A solder with no clean flux and a reflow soldering process. Testing was conducted using a Sefelec MPC47P Dielectrimeter and a Glassman High Voltage power supply, parts were subjected to Voltage Proof testing at increasing levels of DC voltage until failure occurred, failure was considered as a single visible arc, multiple arcs or dielectric breakdown



Above: Test Board and Dimensions (mm)

Results

Testing conducted at approx. 24°C and 30% RH



Results show a significant improvement in performance over Syfer standard high voltage components manufactured from both X7R and C0G materials, arcing inception is increased by 500V to 6.5kV and ultimate performance is improved by up to 1kV.

Conclusion

Whilst standard Syfer 1808 and 1812 high voltage capacitors offer excellent performance, at voltages of 4kV and greater conformal coating may be required post soldering in order to ensure that no surface arcing will occur. The LCD inverter range, variation due to PCB design and atmospheric conditions accepted, is capable of withstanding greater than 6kV as supplied, this ability allows for the replacement of more bulky leaded radial components.

Ordering Information

The LCD inverter range can be ordered using a standard Syfer product code with the addition of suffix code FB9.

Examples: 1808J6K00150FCT**FB9** or
1812J6K00220GCT**FB9**

LCD Inverter Range			
1808		1812	
5kV	6kV	5kV	6kV
1.5pF	1.5pF	3.9pF	3.9pF
1.8pF	1.8pF	4.7pF	4.7pF
2.2pF	2.2pF	5.6pF	5.6pF
2.7pF	2.7pF	6.8pF	6.8pF
3.3pF	3.3pF	8.2pF	8.2pF
3.9pF	3.9pF	10pF	10pF
4.7pF	4.7pF	12pF	12pF
5.6pF	5.6pF	15pF	15pF
6.8pF	6.8pF	18pF	18pF
8.2pF	8.2pF	22pF	22pF
10pF	10pF	27pF	27pF
12pF	12pF	33pF	33pF
15pF	-	39pF	-
18pF	-	47pF	-
22pF	-	56pF	-
-	-	68pF	-

ECSS-Q-70-02A

Thermal vacuum outgassing test for the screening of space materials

Syfer FlexiCap™ Surface Mount Capacitor Test Results

Introduction	2
Test Laboratory.....	2
Test Report Abbreviated Terms	2
ECSS-Q-70-02A Acceptance Limits	3
Report Summary.....	3
Ordering Information	3
Appendix 1 – Test Laboratory Report.....	4

Introduction

This application note is primarily aimed at Space customers to provide outgassing test data conducted in accordance with ECSS-Q-70-02A on Syfer's FlexiCap™ termination material.

FlexiCap™ termination is a proven material that withstands greater levels of mechanical stress when compared with conventional sintered termination. For example, mechanical stress induced by PCB flex or temperature cycling.

FlexiCap™ is a silver loaded epoxy polymer that is applied onto the ceramic body of the component using conventional termination techniques. After the termination process stage the capacitors are plated with Nickel and Tin or Tin/Lead using the same methods as for the sintered Silver terminated capacitors.

Many customers have recognized the benefits provided and have approved FlexiCap™ for applications including high reliability requirements such as automotive, military and aerospace.

For qualification tests conducted on FlexiCap™ terminated capacitors refer to Syfer application notes:

- AN0001 available at www.knowlescapacitors.com/syfer . This application note provides details on the FlexiCap™ material, qualification tests conducted and also comparative data with sintered termination.
- AN0009 available at www.knowlescapacitors.com/syfer . This application note provides details on the rigorous AEC-Q200 automotive stress test requirements conducted on X7R capacitors terminated with FlexiCap™.

Test Laboratory

The test report provided in appendix 1 has been prepared by Intespace located in Toulouse, France. Intespace is a leading laboratory conducting all types of environmental testing including Space applications. Further information is available at www.intespace.fr .

The customer information stated on the first page of the Intespace report refers to Alter Technology Group. The reason for this is that Syfer supplied the material to Alter who then subcontracted the outgassing test to be conducted by Intespace.

Test Report Abbreviated Terms

- CVCM: Collected Volatile Condensable Material
- RML: Recovered Mass Loss
- TML: Total Mass Loss
- WVR: Water Vapour Regained

ECSS-Q-70-02A Acceptance Limits

The following limits are defined in ECSS-Q-70-02A as general acceptance limits. Note: The acceptance limits for materials that are used in the fabrication of optical devices or in the vicinity of optical devices may be more stringent than the general limits stated.

- RML: < 1.0 %
- CVCM: < 0.10 %

Report Summary

Section 7 titled Results in the report issued by Intespace test laboratory confirms that FlexiCap™ termination material is in compliance with ECSS-Q-70-02A.

Ordering Information

Part Number Construction

Example: 1210H1000103JXT□□□

1210	H	100	0103	J	X	T	□□□
Chip Size	Termination	Voltage d.c. (marking code)	Capacitance in Pico farads (pF)	Capacitance Tolerance	Dielectric Codes	Packaging	Suffix Code
0603	Y = FlexiCap™ termination base with nickel barrier (100% matte tin plating). RoHS compliant.	010 = 10V	<1.0pF	H: ± 0.05pF	A = COG (1B/NP0 AEC-Q200 qualified)	T = 178mm (7") reel	Used for specific customer requirements
0805		016 = 16V	Insert a P for the decimal point as the first character.	(only available for values <4.7pF)	C = COG (1B/NP0 standard components)	R = 330mm (13") reel	
1206		025 = 25V	e.g., P300 = 0.3pF	<10pF	D = X7R (2R1 with IECQ-CECC release)		
1210		050 = 50V	Values in 0.1pF steps	B: ± 0.10pF	E = X7R (2R1 AEC- Q200 qualified)	B = Bulk pack - tubs or trays	
1808	H = FlexiCap™ termination base with nickel barrier (tin/lead plating with min. 10% lead). Not RoHS compliant.	063 = 63V	≥1.0pF & <10pF	C: ± 0.25pF	F = COG (1B/NP0 with IECQ-CECC release)	Q = Waffle pack	
1812		100 = 100V	Insert a P for the decimal point as the second character.	D: ± 0.5pF	(1B)		
1825		200 = 200V	e.g., 8P20 = 8.2pF	F: ± 1.0pF	X = X7R (2R1 standard components)		
2220		250 = 250V	Values are E24 series	≥10pF	M: ± 20%	P = X5R	
2225		500 = 500V					
3640		630 = 630V					
5550		1K0 = 1kV					
8060		1K2 = 1.2kV					
		1K5 = 1.5kV					
		2K0 = 2kV					
		2K5 = 2.5kV					
		3K0 = 3kV					
		4K0 = 4kV					
		5K0 = 5kV					
		6K0 = 6kV					
		8K0 = 8kV					
		10K = 10kV					
		12K = 12kV					

For Space applications, Syfer supplies components to Syfer Detail Specification reference S02A 0100. This specification has been generated in accordance with ESCC Generic Specification 3009 and corresponding ESCC component detail specifications.

For further information contact Syfer Sales at SyferSales@knowles.com

Appendix 1 – Test Laboratory Report



REPORT Issue 2		Number of pages : 13
INTESPACE Reference M9019	Customer Reference	DQI METROLOGY

Subject
DEGASSING RESULTS OF 3 MATERIALS

Type(s)
☐ Contamination ☐ Temperature ☒ Degassing results ☐ Pressure ☐ Mesures Thermo-Optiques

Material
ALUMINA BLANKS-FLEXICAP (123)- FLEXICAP (112)

	Name	Date	Signature
Author	J.RADILIMANANTSOA	14/06/08	P.J. F. PIERRECEMENT
Quality Control	F. CHICOT / A. LOUIT	14/09/2007	

Addressees	Customer (Name & Address) : M R. BUCKLEY ALTER TECHNOLOGY GROUP –AEROSPACE & DEFENCE Waterside House, Waterside Gardens Fareham, Hampshire PO16 8RR United Kingdom INTESPACE : 1 ex
------------	--

	INTESPACE Reference M9019	Page : 2/12
---	------------------------------	-------------

CONTENTS

1. GENERAL INFORMATION	3
1.1 CUSTOMER	3
1.2 RESPONSIBLES PRESENT	3
1.3 DATES	3
2. DOCUMENTATION	3
3. PURPOSE OF THE TEST	3
4. TEST FACILITY	3
5. TEST SPECIFICATION	3
6. TEST PROGRESS	4
7. RESULTS	4
8. IDENTIFICATION CARDS	4
9. ANALYZE SPECTRES	5
9.1. DOCUMENTATION	5
9.2. EQUIPMENT USES FOR ANALYSES	5
9.3. OBJECTIVES	5
9.4. SUMMARY OF THE RESULTS	5

APPENDICES

APPENDIX 1 : IDENTIFICATION CARD

APPENDIX 2 : SPECTRE

—oOo—

	INTESPACE Reference M9019	Page : 3/12
---	--------------------------------------	--------------------

1. GENERAL INFORMATION

1.1 CUSTOMER

Name : M R. BUCKLEY
Company : ALTER TECHNOLOGY GROUP-AEROSPACE&DEFENCE
Organism :
Service :

1.2 RESPONSIBLES PRESENT

Customer :
For INTESPACE : M. J.RADILIMANANTSOA

1.3 DATES

Test demand : 23/04/08
Material arrival : 30/04/08
Start of test : 07/07/08
End of test : 11/07/08

2. DOCUMENTATION

Applicable documentation :
Qualification of Materials according to Specification ECSS-Q-70-02A of May 26, 2000 :
Alumina blanks, Flexica 123, Flexicap 112

3. PURPOSE OF THE TEST

Characterize the materials with respect to the Specification ECSS-Q-70-02A.

4. TEST FACILITY

INTESPACE Test Bench for micro VCM degassing.

5. TEST SPECIFICATION

The results, in Identification Card form, are given with the following criterion :
RML < 1% of the sample mass
CVCM < 0.1% of the sample mass

	INTESPACE Reference M9019	Page : 4/12
---	------------------------------	-------------

6. TEST PROGRESS

In compliance with Standard ECSS-Q-70-02A of May 26, 2000.

7. RESULTS

MATERIAL	MANUFACTURER	CONFORMITY TO ECSS-Q-70-02A STANDARD
Alumina blanks	SYFER	IN COMPLIANCE WITH THE SPECIFICATION ECSS-Q-70-02A
Flexicap123	SYFER	IN COMPLIANCE WITH THE SPECIFICATION ECSS-Q-70-02A
Flexicap 112	SYFER	IN COMPLIANCE WITH THE SPECIFICATION ECSS-Q-70-02A

8. IDENTIFICATION CARDS

MATERIAL :

Identification Card : ITS 08/28/35				
MATERIAL	TML in %	RML in %	CVCM in %	WVR in %
Alumina Blanks	0.02	0.00	0.00	0.02
	0.01	0.00	0.00	0.01
	0.01	0.00	0.00	0.01
AVERAGE	0.01	0.00	0.00	0.01

MATERIAL :

Identification Card : ITS 08/28/36				
MATERIAL	TML in %	RML in %	CVCM in %	WVR in %
Flexicap 123	0.18	0.09	0.00	0.09
	0.18	0.11	0.00	0.08
	0.18	0.10	0.00	0.08
AVERAGE	0.18	0.10	0.00	0.08

MATERIAL :

Identification Card : ITS 08/28/37				
MATERIAL	TML in %	RML in %	CVCM in %	WVR in %
Flexicap 112	0.16	0.08	0.00	0.09
	0.12	0.08	0.00	0.04
	0.18	0.10	0.00	0.08
AVERAGE	0.15	0.08	0.00	0.07

	INTESPACE Reference M9019	Page : 5/12
---	--------------------------------------	--------------------

9. ANALYZE SPECTRES

9.1. DOCUMENTATION

For the analysis of contamination, use of the procedures 22 / AP / QA-f and 151 / AP / QA-f.

9.2. EQUIPMENT USES FOR ANALYSES

For analyses, equipment which was used is the following one:

- Type : Infrared Spectrophotometer
- Fabricant : PERKIN ELMER
- Model : SPECTRUM ONE
- S/N : 70961
- Range : 2 à 25 μm
- Last calibration : February 2005

9.3. OBJECTIVES

The spectral analyses of type aim at considering the various contaminants deposited on condensers, at the end of a μvac try.

9.4. SUMMARY OF THE RESULTS

For the interpretation of the results, we applied the procedure referenced :

- «ESA PSS-I-705 Issue 1 »

We have only background noises, what is explained by the fact of the absence of condensable deposits in CVCM.
The 3 characteristic spectres are joined in appendix 2. Our analysis is purely qualitative.
We watch specially the presence of peaks following the standard ESA to know the peak 2925cm⁻¹ (Hydrocarbons)
1735cm⁻¹ (Esters), 1260cm⁻¹ (Methyl-Silicon), and 1120cm⁻¹ (Phényl-Silicon).

	INTESPACE Reference M9019	APPENDIX 1
---	--------------------------------------	-------------------

APPENDIX 1

IDENTIFICATION CARDS

Material Identification Card				N° = ITS 08/28/35																				
Description and history of samples a) Trade name and Number b) Manufacturer c) Type of product d) Chemical nature e) Processing details e.g. joining method - heat treatment - cure and post cure - cleaning method - relevant spec N°	a) alumina blanks	b)																						
	c)	d)																						
	e)																							
Batch number: Sample quantity: Preparation date: Prepared by: Firm: Sample code (refer to the DML item number of the project): Application:		Sean England																						
		SYFER																						
Test specification number For materials and processes division use	ECSS - Q -70-02 A 28 May 2000		Quality control sample Evaluation sample	YES																				
	Date received : Responsible (Test House) : Test date : Report number :		Results : TML en % RML en % CVCMI en % WVR en % Accept ☒ X ☐ Reject ☐																					
		30 jun 2008 DQS 7 juillet 2008 M9019	<table border="1"> <thead> <tr> <th>Avera.</th> <th>1°sample</th> <th>2°sample</th> <th>3°sample</th> </tr> </thead> <tbody> <tr> <td>0.01</td> <td>0.02</td> <td>0.01</td> <td>0.01</td> </tr> <tr> <td>0.00</td> <td>0.00</td> <td>0.00</td> <td>0.00</td> </tr> <tr> <td>0.00</td> <td>0.00</td> <td>0.00</td> <td>0.00</td> </tr> <tr> <td>0.01</td> <td>0.02</td> <td>0.01</td> <td>0.01</td> </tr> </tbody> </table>		Avera.	1°sample	2°sample	3°sample	0.01	0.02	0.01	0.01	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.01	0.02	0.01	0.01
Avera.	1°sample	2°sample	3°sample																					
0.01	0.02	0.01	0.01																					
0.00	0.00	0.00	0.00																					
0.00	0.00	0.00	0.00																					
0.01	0.02	0.01	0.01																					


Material Identification Card		N° = ITS 08/28/36	
Description and history of sample a) Trade name and Number b) Manufacturer c) Type of product d) Chemical nature e) Processing details e.g. -joining method - heat treatment - cure and post cure - cleaning method/ - relevant spec N°	a) Flexicap b) Syfer c) Adhesive termination d) Silver loaded epoxy e) Wet material applied to Alumina substrate Dried at 180°C for 30 minutes Then further material added and dried to reach ~0.3g weight All samples then subjected to cure at 180°C for 1 hour		
	Batch number: Sample quantity: Preparation date: Prepared by:	123 2*3 23.05.08 Sean England SYFER	Material density : Substrate density : Substrate material :
	Firm : Sample code (refer to the DML item number of the project) Application :	ESTEC reservation 0	Project manager or originator name Section: Mr John Shieve Sean England Engineering
	Test specification number ECSS - Q - 70-02 A 26 May 2000		Quality control sample Evaluation sample YES
	For materials and processes division use Date received : Responsible (Test House) : Test date : Report number :		Results : TML en % RML en % CVM en % WVR en % 1° sample 0.18 0.10 0.00 0.08 2° sample 0.18 0.11 0.00 0.08 3° sample 0.18 0.10 0.00 0.08 Accept ☒ X ☐ Reject


Material Identification Card		N° = ITS 08/28/37	
Description and history of sample a) Trade name and Number b) Manufacturer c) Type of product d) Chemical nature e) Processing details e.g. - joining method - heat treatment - cure and post cure - cleaning method - relevant spec N°	a) Flexicap b) Syfer c) Adhesive termination d) Silver loaded epoxy e) Wet material applied to Aluminium substrata Dried at 180°C for 30 minutes. Then further material added and dried to reach ~0.3g weight All samples then subjected to cure at 180°C for 1 hour		
	Batch number: 112 Sample quantity: 2*3 Preparation date: 23.05.08 Prepared by: Sean England	Material density: Unknown Substrate density: Substrate material:	
	Firm: SYFER Sample code (refer to the DML item number of the project): ESTEC reservation	Project manager or originator name: Mr John Shreeve Sean England Section: Engineering	
	Application:		
	Test specification number: ECSS - Q-70-02 A For materials and processes division use: 28 May 2000	Quality control sample Evaluation sample: YES	
Date received: 30 Jun 2008 Responsible (Test House): DOS Test date: 7 Jul 2008 Report number: M9019	Results: TML en %: 0.15 RML en %: 0.08 CVM en %: 0.00 WVR en %: 0.07 1° sample: 0.16 2° sample: 0.12 3° sample: 0.10 0.08 0.10 0.00 0.04 0.08	Accept ☒ X ☐ Reject ☐	


	INTESPACE Reference M9019	APPENDIX 2
---	--------------------------------------	-------------------

APPENDIX 2

SPECTRE







European REACH Regulation Registration, Evaluation, Authorisation and Restriction of Chemicals

Introduction	2
REACH Summary	2
Key REACH Dates.....	3
Syfer REACH Activities	3
Frequently Asked Questions.....	4

Introduction

The purpose of this application note is to provide a formal response to the many different customer requests for information on REACH with respect to Syfer Technology Ltd.

This application note provides:

- A brief summary of REACH regulation.
- How REACH is being addressed by Syfer.
- Frequently Asked Questions.

This application note is not intended as a guide to REACH. REACH is a complex regulation that has different impacts on different organisations depending on the location of the organisation and product being produced.

The central coordination and implementation role for REACH is being conducted by the European Chemicals Agency (ECHA) based in Helsinki, Finland. For further information on REACH regulation, guidance documents and a glossary of terms used refer to the ECHA at <http://ec.europa.eu/echa/>.

REACH Summary

REACH (**R**egistration, **E**valuation, **A**uthorisation and Restriction of **C**hemicals) is a European Union regulation that requires compulsory registration of substances manufactured or imported into the EU in quantities of 1 tonne or more per year. The regulation applies to substances on their own, in preparations or in articles (providing certain article threshold limits apply).

The main purpose of REACH is:

- To provide a high level of protection of human health and the environment from the use of chemicals.
- To ensure that organisations placing chemicals onto the market (manufactures and importers) understand and manage the risks associated with the use of the chemical
- To allow the free movement of substances on the EU market.
- To enhance innovation in and the competitiveness of the EU chemicals industry.

Registration is required if:

- Substance quantity > 1 tonne per year either manufactured or imported (note that tonnage thresholds are per manufacturer or importer not per preparation).
- Articles:
 - If the substance is intended to be released and in quantities > 1 tonne per year.
 - If the substance is not intended to be released, but it is classified as a Substance of Very High Concern (SVHC) such as CMR (Carcinogenic, Mutagenic or Toxic to Reproduction) then if >1 tonne per year and concentration is >0.1% (w/w).

If a substance is not registered under REACH, it cannot be manufactured, imported or supplied to the EU market at or above 1 tonne per year unless exemptions apply.

Exemptions are listed in REACH annex IV and annex V such as radioactive substances, waste, recycled substances (providing same substance as previously registered) food, substances used in the interests of defence, medicinal products, low risk substances such as oxygen and water, naturally occurring substances such as minerals and ores – providing that they are not chemically modified.

Key REACH Dates

- 1 June 2007: REACH came into force.
- 1 June 2008: European Chemicals Agency becomes operational.
- 1 June 2008 to 30 November 2008: Pre-registration period.
- 1 December 2008: Registration for existing substances (that have not been pre-registered) starts.
- 1 January 2009: List of pre-registered substances published and SIEFs (Substance Information Exchange Forum) formed
- 1 June 2009: First recommendation of priority substances to be considered for authorisation published by ECHA.
- 1 December 2010 **PHASE 1.** By this date the following pre-registered 'phase-in' substances should have been registered when supplied at:
 - ≥ 1000 tonnes per annum or;
 - ≥ 100 tonnes per annum and classified under CHIP (Chemical Hazard Information and Packaging for Supply regulations) as very toxic to aquatic organisms or;
 - ≥ 1 tonne per annum and classified under CHIP as Cat 1 or 2 carcinogens, mutagens or reproductive toxicants
- 1 June 2013 **PHASE 2.** Deadline for registration of substances supplied at ≥ 100 tonnes per annum.
- 1 June 2018 **PHASE 3.** Deadline for registration of substances supplied at ≥ 1 tonnes per annum.

Syfer REACH Activities

Syfer maintains both ISO14001 (Environmental Management System) and OHSAS 18001 (Health & Safety Management System) approvals. Part of the criteria to be approved to these management systems includes formal processes to ensure that Syfer is compliant with existing relevant legislation and that Syfer evaluates and implements corresponding actions with respect to new relevant legislation.

REACH is one of the regulations that is relevant to Syfer and actions/ processes have been implemented to:

- Evaluate the supply chain to ensure that there is no risk to the continued supply of product to Syfer and to Syfer's customers. Where products/ substances are within REACH registration threshold criteria then confirmation has been obtained from suppliers that registration requirements will be met.
- Review new Safety Data Sheets issued by suppliers to confirm that Syfer exposure scenarios have been included. If not included then corresponding action will be taken.
- Evaluate REACH requirements with respect to any new supplier and/ or new products.
- Periodically monitor Syfer substance usage to identify potential registration requirements for substances currently not requiring registration. For example, if a substance currently used < 1 tonne is started to be used >1 tonne.
- Monitor changes to REACH legislation such as updates to the candidate list of SVHC (Substance of Very High Concern) and implement actions where required.

Frequently Asked Questions

The purpose of this section is to provide answers to the frequently asked questions submitted by customers regarding Syfer and REACH requirements.

Frequently Asked Questions	Syfer Response
Where is the Syfer manufacturing facility?	Syfer's factory is located in the United Kingdom within the EU.
Is Syfer aware of REACH requirements?	Yes
How is Syfer classified with respect to REACH?	Syfer is a downstream user producing/ supplying articles
Has Syfer evaluated REACH implications with respect to suppliers?	Yes
Has Syfer contacted suppliers to confirm registration requirements?	Yes
Will there be any disruption of supply from Syfer to customers?	No
Will there be any products manufactured by Syfer which will be withdrawn as a result of REACH?	No
Are substances (SVHC) within components (articles) supplied by Syfer listed on the Candidate List?	No
Will Syfer monitor changes to REACH such as Candidate List updates and implement actions?	Yes
Do articles supplied by Syfer contain substances intended to be released in quantities > 1 tonne per year.	No

Soldering / Mounting Chip Capacitors, Radial Leaded Capacitors and EMI Filters

Introduction	2
Pad Design for SM Chips and Filters.....	2
Reflow Soldering Chip Capacitors and SM Filters	3
Wave Soldering Chip and Radial Leaded Capacitors	5
Rework of Chip Capacitors.....	6
Hand Soldering Radial Leaded Capacitors	6
Use of Silver Loaded Epoxy Adhesives	6
Mounting and Soldering to Panel Mount filters.....	7
<i>Mounting into bulkhead</i>	7
<i>Terminal Connections</i>	7

Introduction

This application note is intended to give guidance to engineers and board designers on mounting and soldering Syfer products.

We are increasingly asked to supply definitive soldering information such as solder profiles for specific applications and board designs. Whilst we will always offer what advice and assistance we can, we are not able to offer such precise information as it necessitates a thorough knowledge of the entire board design, other components, materials and equipment being used.

The information we can supply is to indicate general limits and recommendations for successful use of our products.

Pad Design for SM Chips and Filters

Final pad layout is the responsibility of the board designer and must take into account such factors as placement accuracy. For this reason any pad dimensions supplied are recommendations and may be changed by the board designer to suit individual applications.

Syfer conventional 2-terminal chip capacitors can generally be mounted using pad designs in accordance with IPC-7351, Generic Requirements for Surface Mount Design and Land Pattern Standards.

This standard gives recommended land pattern (pad) dimension calculations, but there are some other factors that can also be considered.


1. It has been shown that a pad design narrower than the width of the chip capacitor can increase the mechanical strength of the capacitor joint, leading to a reduction in the incidence of mechanical cracking of the capacitor due to board distortion. This is achieved at the expense of a side fillet to the solder joint. Syfer do not consider this a problem, but the use of this design is left to the discretion of the board manufacturer.
2. The position of the chip on the board should be considered to reduce the chances of mechanical cracking occurring as a result of board bending. Generally, the chip should be mounted parallel to any potential bend line. 3-Terminal and larger components are more susceptible to mechanical cracking. Refer to Syfer application note AN0005 for more information on mechanical cracking and AN0001 for details of Syfer Flexicap polymer termination.
3. Where high voltages are involved, particularly with smaller size components, it can be advantageous to machine a slot in the board between the pads allowing access to the underside of the component. This ensures adequate removal of debris (eg flux / solder balls) from under the component after soldering and cleaning, and allows complete coverage with conformal coating to prevent electrical flashover.

3-Terminal components (EMI filter chips, SM filters etc) are not specifically covered by IPC-7351, but recommended pad dimensions are included in the Syfer catalogue / website for these components.

Reflow Soldering Chip Capacitors and SM Filters

Syfer recommend a reflow profile of the same general shape as shown below for soldering SM capacitors. This is as generally defined in IPC / JEDEC J-STD-020D.

Recommended Reflow Soldering Profile



When discussing a reflow profile, we can only give a general recommendation as to the shape of the profile. We cannot give a definitive profile of the actual peak temperatures, as this is dependant on a number of factors which can only be decided by the assembler – the type of solder used, the size, specification and arrangement of other components on the board and the overall thermal mass of the board.

All Syfer Sn/Ni plated termination chip capacitors are compatible with both conventional and lead free soldering, with peak temperatures of 260°C to 270°C acceptable. Any solder types with liquidus temperatures suitably low can be used.

SM Filters type SBSP can be treated as conventional chip capacitors as above, but types SBSG and SBSM have a soldered construction and must not be allowed to exceed 220°C – above this temperature damage will occur.

Generally, we recommend that the ramp is maintained such that the components see a temperature rise of 1.5°C to 4°C per second. This is to maintain temperature uniformity through the MLCC and prevent the formation of thermal gradients within the ceramic. In practise, thermal gradients larger than this can still be acceptable, and smaller chip sizes are less susceptible to problems.

In house, Syfer tend to ramp direct to reflow, without a specific dwell or temperature soak. A temperature soak is perfectly acceptable if board complexity or other components demand it or the assemblers own preference is to do so.

The time for which the solder is molten should be maintained at a minimum, so as to prevent solder leaching, although this is less of a problem with Sn/Ni plated terminations. Extended times above 230°C can cause problems with oxidation of Sn plating. Use of inert atmosphere can help if this

problem is encountered. PdAg terminations can be particularly susceptible to leaching with lead free, tin rich solders and trials are recommended for this combination.

To allow multiple reflow operations, Syfer Sn/Ni plated termination chip capacitors can withstand up to 3 reflow operations at temperatures up to 260°C.

Cooling to ambient temperature should be allowed to occur naturally, particularly if larger chip sizes are being soldered. Natural cooling allows a gradual relaxation of thermal mismatch stresses in the solder joints, very important for large chips. Draughts should be avoided. Forced air cooling can induce thermal breakage, and cleaning with cold fluids immediately after a soldering process may result in cracked MLC capacitors.

Generally, Syfer recommend convection reflow (also referred to as hot air reflow) as the best method of soldering chip capacitors.

IR reflow is acceptable, but care must be taken when recording and setting soldering profiles as the heating effect is related to the heat absorption rate and thermal conductivity of the materials used – for example the solder paste, ceramic body, metal plating and board material will all absorb heat at slightly different rates. In extreme cases this can induce large temperature deltas in the capacitors. Finally, IR reflow can be susceptible to shadowing (some components blocking direct heat transfer to others) and board layout must be considered accordingly.

Vapour phase reflow soldering can be used, but the nature of this method of applying heat is such that very high temperature ramp rates can be observed. Particularly with larger capacitors, this has been shown to induce micro cracks due to induced temperature deltas. Pre-heat of the components must be carefully controlled.


Radial leaded capacitors can be soldered using pin intrusive reflow techniques, but only if the maximum temperature is restricted to 220°C as these components are soldered construction as SM filters.

Wave Soldering Chip and Radial Leaded Capacitors

Wave soldering is generally acceptable, but the thermal stresses in the wave can lead to potential problems with larger or thicker chips. Particular care should be taken when soldering SM chips larger than size 1210 and with a thickness greater than 1.0mm for this reason. Any chip capacitor should be verified as compatible with a particular wave solder profile.

NOTE – all temperatures refer to wave side of the board. Radial capacitors can be wave soldered into through holes, but the encapsulated capacitor body must always be on the top of the board and must never be immersed in the wave.

If wave soldering is to be carried out, we recommend a profile of the general shape as below (single wave of the same general shape is also acceptable).



Maximum permissible wave temperature is 270°C for SM chips and 260°C for Radial Leaded capacitors – see also note above regarding radial leaded capacitors.

The total immersion time in the solder should be kept to a minimum. It is strongly recommended that Sn/Ni plated terminations are specified for wave soldering applications. PdAg termination is particularly susceptible to leaching when subjected to lead free wave soldering and care should be taken if it is used for this application.

Total immersion exposure time for Sn/Ni terminations is 30s at a wave temperature of 260°C. Note that for multiple soldering operations, including the rework, the soldering time is cumulative.

The pre-heat ramp should be such that the components see a temperature rise of 1.5°C to 4°C per second as for reflow soldering. This is to maintain temperature uniformity through the MLCC and prevent the formation of thermal gradients within the ceramic.

The preheat temperature should be within 120°C maximum (100°C preferred) of the maximum solder temperature to minimise thermal shock.

Design and jigging should be sufficient to prevent board warping during the soldering process. Board warping can introduce stresses that result in problems such as mechanical cracking which may only be apparent at a later stage.

Cooling to ambient temperature should be allowed to occur naturally if possible, particularly if larger chip sizes are being soldered. Natural cooling allows a gradual relaxation of thermal mismatch stresses

in the solder joints, very important for large chips. Draughts should be avoided. Forced air cooling can induce thermal breakage, and cleaning with cold fluids immediately after a soldering process may result in cracked MLC capacitors.

Rework of Chip Capacitors

If it is necessary to remove and replace a chip capacitor (rework), then particular care must be taken to prevent thermal gradients being generated within the ceramic body. Thermal gradients can result in micro cracks being generated, which can result in subsequent failure.

Syfer recommend hot air/ gas as the preferred method for applying heat for rework. Apply even heat surrounding the component to minimise internal thermal gradients.

Syfer do not recommend the use of soldering irons or other techniques that apply direct heat to the chip or surrounding area, as these can cause severe thermal mismatch gradients within the components resulting in micro cracks being generated. If soldering irons must be used it is important not to allow the iron tip to come into direct contact with the chip capacitor, but is applied to the pad adjacent to the capacitor and the heat allowed to soak gradually into the chip.

Minimise the rework heat duration, and allow components to cool naturally after soldering. Do not force cool as this can induce cracking. Ensure components are at room temperature before any cleaning process.

Hand Soldering Radial Leaded Capacitors

Radial capacitors can be hand soldered into boards using soldering irons, provided care is taken not to touch the body of the capacitor with the iron tip. Soldering should be carried out from the opposite side of the board to the radial to minimise the risk of damage to the capacitor body.

Generally, the tip temperature of the iron should not exceed 300°C and the dwell time should be 3-5 seconds maximum to minimise the risk of cracking the capacitor due to thermal shock. Where possible, a heat sink should be used between the solder joint and the body, especially if longer dwell times are required.

Use of Silver Loaded Epoxy Adhesives

Chip capacitors can be mounted to circuit boards using silver loaded adhesive provided the termination material of the capacitor is selected to be compatible with the silver loaded adhesive. This is normally PdAg. Standard tin finishes are often not recommended for use with silver loaded epoxies as there can be electrical and mechanical issues with the joint integrity due to material mismatch.

Mounting and Soldering to Panel Mount filters

The ceramic capacitor, which is the heart of the filter, can be damaged by thermal and mechanical shock, as well as by over-voltage. Care should be taken to minimise the risk of stress when mounting the filter to a panel and when soldering wire to the filter terminations.

It is important to mount the filter to the bulkhead or panel using the recommended mounting torque, otherwise damage may be caused to the capacitor due to distortion of the case. When a threaded hole is to be utilised, the maximum mounting torque should be 50% of the specified figure which relates to unthreaded holes. For details of torque figures for each filter range, please see below.

Mounting into bulkhead

Thread	Torque (max)	
	With nut	Into tapped hole
M2.5 & 4-40UNC	-	0.15Nm (1.3 lbf in)
M3	0.25Nm (2.2 lbf in)	0.15Nm (1.3 lbf in)
6-32 UNC	0.3Nm (2.7 lbf in)	0.15Nm (1.3 lbf in)
M3.5	0.35Nm (3.1 lbf in)	0.18Nm (1.6 lbf in)
M4 & 8-32 UNC	0.5Nm (4.4 lbf in)	0.25Nm (2.2 lbf in)
M5, 12-32 UNEF & 2BA	0.6Nm (5.3 lbf in)	0.3Nm (2.7 lbf in)
M6 & ¼-28 UNF	0.9Nm (8.0 lbf in)	-
M8	1.0Nm (8.9 lbf in)	0.5Nm (4.4 lbf in)
M10	3Nm (26.6 lbf in)	-
M12	4Nm (35.4 lbf in)	-
M16	7Nm (61.7 lbf in)	-
M20	10Nm (88.5 lbf in)	-
M24, M25	14Nm (123.9 lbf in)	-

Terminal Connections

Thread	Torque (max)
M3	0.5Nm (4.4 lbf in)
M4	1.2Nm (10.6 lbf in)
M6	2.5Nm (22.1 lbf in)
M8	5.0Nm (44.3 lbf in)

When tightening terminal connections, always use 2 spanners to prevent twisting of terminal.

For threads not listed, please contact the factory for recommended tightening torque.

Hexagonal devices should be assembled using a suitable socket. Round bodied filters may be fitted to the panel in one of two ways (and should not be fitted using pliers or other similar tools which may damage them):

- Round bodies with slotted tops are designed to be screwed directly into a panel using a simple purpose-designed tool.
- Round bodies without slotted tops are intended to be inserted into slotted holes and retained with a nut.

To ensure the proper operation of the filters, the filter body should be adequately grounded to the panel to allow an effective path for the interference. The use of locking adhesives is not recommended, but if used should be applied after the filter has been fitted.

Users should be aware that the majority of filters have an undercut between the thread and the mounting flange of the body, equal to 1.5 x the pitch of the thread. Mounting into a panel thinner than this undercut length may result in problems with thread mating and filter position. It is recommended that a panel thicker than this undercut length be used wherever possible.

Filters with a thread run-out will have an un-threaded portion between the head and the start of the thread. This may need to be allowed for in hole design.

Maximum plate thickness is specified for each filter in order that the nut can be fully engaged even when using a washer.

When Soldering to axial wire leads, the tip temperature of the iron should not exceed 300°C and the dwell time should be 3-5 seconds maximum to minimise the risk of cracking the capacitor due to thermal shock.

Where possible, a heat sink should be used between the solder joint and the body, especially if longer dwell times are required.

Bending or cropping of the filter terminations should not be carried out within 4mm (0.157") of the epoxy encapsulation and the wire should be supported when cropping wherever possible.

Use of Syfer Multilayer Ceramic Capacitors at Higher Temperatures

Syfer Multilayer Ceramic Capacitors are approved for use over the temperature range -55°C to +125°C (150°C for X8R). This application note provides information on how Syfer product could be suitable for use at elevated temperatures of up to 200°C.

Introduction	2
Background	2
Component Testing	3
Basic Electrical Properties at High Temperatures	4
Recommendations	7

Introduction

Syfer products are rated over the temperature range of -55°C to +150°C as shown below:

Dielectric Classification	Lower Temperature	Upper Temperature	Maximum Cap Change
C0G	-55°C	+125°C	±30ppm/°C
X5R	-55°C	+85°C	±15%
X7R	-55°C	+125°C	±15%
X8R	-55°C	+150°C	±15%

For certain automotive and industrial applications a wider temperature range is often requested, particularly for temperatures up to 200°C. Standard product may not be suitable for use above the upper rated temperature of 125°C, but after extensive testing performed at our manufacturing facility it is possible for Syfer to make recommendations on part suitability for use at higher temperatures. It should be noted however, that although parts will function at temperatures up to 200°C the electrical properties will not meet the normal C0G, X5R, X7R or X8R specifications.


Background

The reliability of multilayer ceramic capacitors is directly related to the voltage applied and the operating temperature as detailed in Syfer's AN0004 'Quality and Reliability Data' ([available here](#)).

The acceleration factor due to temperature increases very significantly as temperature is increased:

Stress Temperature	125°C	150°C	160°C	170°C	180°C	190°C	200°C
Acceleration Factor	871	4884	9203	16854	30051	52258	88776

Acceleration Factor Vs Stress Temperature



Thermal stress alone is sufficient to cause electrical failure. Thermal breakdown takes place when heat is generated in the dielectric at a higher rate than it can be conducted away. This leads to increased conductivity, more heat generation and eventually to instability in the form of an uncontrolled, often very rapid temperature rise. The temperatures attained when a capacitor discharges through a region of localised thermal runaway can be high enough to melt the dielectric material.

When determining whether a particular component is suitable for use at high temperatures, customers must consider the thermal stress, and the effect of the elevated temperature on basic electrical properties such as capacitance, dissipation factor and insulation resistance.


Component Testing

Syfer has undertaken extensive testing of standard components made from each dielectric material type used in the manufacture of multilayer chip capacitors. The basic electrical properties of Syfer components at high temperatures are exhibited graphically in the next section of this document.


Reliability testing of components at temperatures of up to 200°C has also been carried out. Recommendations for high temperature applications based on these results can be found in the final section of this document.

Basic Electrical Properties at High Temperatures


C0G Temperature Characteristic - Capacitance




C0G Temperature Characteristic - Dissipation Factor




C0G Temperature Characteristic - Insulation Resistance




X5R / X7R / X8R Temperature Characteristic - Capacitance




X5R / X7R / X8R Temperature Characteristic - Dissipation Factor



X5R / X7R / X8R Temperature Characteristic - Insulation Resistance



X5R / X7R / X8R Temperature Characteristic - Voltage Coefficient



Recommendations

As component reliability is detrimentally affected due to thermal stresses it is not recommended that standard components are used at temperatures $>125^{\circ}\text{C}$ however:

A - For temperatures up to 160°C , most standard components will give reliable performance, but the Syfer recommendation is for the component user to select components with a voltage rating $\geq 30\%$ higher than the component that would normally be selected. (See www.knowlescapacitors.com/syfer, Quick reference guides for max cap per size/ voltage for standard product)

For example, if a 0805 50V 10nF component would normally be used, the recommendation would be to use an 0805 100V 10nF part – NB the 0805 63V 10nF would not meet the recommendation as the voltage increase is only 26%.

B - For temperatures $>160^{\circ}\text{C}$, Syfer test data shows that the reliability is affected exponentially in a similar way to that shown on the thermal stress graph above. This makes it very difficult to provide a simple set of rules for component users to apply for use between $>160^{\circ}\text{C}$ and 200°C .

Consequently, for component use $>160^{\circ}\text{C}$, Syfer recommends the user contacts our technical team with details of the exact application and Syfer will recommend the most suitable component. This will ensure that the customer will always get the most reliable and cost effective solution to their needs.

As an example, the recommended component size for a particular application may be a 1206 size chip for use at 170°C , but for the same capacitance value and working voltage an 1812 chip may be needed for use at 200°C .

For further information or technical assistance please contact our Sales Department on +44 1603 723310 or by Email at SyferSales@knowles.com

Metal Oxide Varistor Planar Arrays

Introduction	2
What is an MOV?	2
How can MOV Planars be utilised?	4
Types of transient and capabilities	5
Advantages over other technologies	5
Range	6

Introduction

Syfer Technology Limited has been manufacturing and supplying Planar Capacitor Arrays since 1990, and is the world's leading supplier. The multilayer ceramic Planar Capacitor Array is an application specific component designed for use in multi-line EMI/RFI filter circuits, typically found in filtered connectors. Planar Capacitor Array technology affords the user weight and volumetric efficiency as well as performance and reliability advantages compared to other capacitor technologies. Syfer's leading position has been achieved through utilisation of the advantages inherent in our "Wet-Stack" process. A stress-free component is produced with mechanical precision, enabling a filter assembly to withstand the most rigorous of electrical specifications.



The MOV (Metal Oxide Varistor) Planar Array is an extension of the Capacitor Planar Array concept also for use in filtered connectors. MOV Planar Arrays, when used in isolation or together with Syfer's Capacitor Planar Arrays, can provide a complete over-voltage transient protection and EMI filtering solution to connector manufacturers. With the MOV Planar Array's inherent capacitance, it can be used as a simple C filter or as one half of a Pi or unbalanced Pi filters. The same volumetric benefits apply to MOV planars as to capacitor planars, the space weight and packaging savings can be significant.

What is an MOV?

MOV stands for Metal Oxide Varistor. MOVs are over voltage transient protection devices which are available in many formats, historically they were high voltage single layer radial leaded components but are now most commonly seen in surface mount form utilising multilayer construction as found in the MLCC industry. Syfer have taken the technology one step further and produce multilayer MOVs in planar array and discoidal formats.

Metal oxide varistor devices consist mainly of zinc oxide, this base material is then doped with small quantities of bismuth, cobalt and manganese amongst other metal oxide additives. The varistor is built up from layers of the zinc oxide material interleaved with platinum forming the highly conductive electrodes, during the firing process the dopants within the dielectric material migrate to the grain boundaries and cause each grain to act as a P-N junction with an activation voltage of approximately 3.6 volts. In order to achieve higher working voltages many layers of ceramic are used, the grains are effectively linked in series and parallel creating multiples of their discrete properties.

At operational, or "Working", voltages an MOV acts as a high value resistor which obeys Ohms law with a maximum leakage current specified of 5 μ A, once the voltage reaches a certain value the device becomes highly conductive and provides a path to ground, it is this property which makes it ideal for use as transient protection. Other points on the V-I curve are specified at 1mA of current flow at "Nominal" or "Breakdown" voltage, and 5 or 10A of current at "Clamp Voltage". These properties are bi-directional so the MOV will





Fig. 2 Bi directional properties

perform equally as well for both positive and negative transient events, Fig.2. Figure 1 shows an example of the V-I properties of a 47V working component, note the log scale on the Y axis, at 47V current is approx 5 μ A, Nominal voltage at 1mA is 63V, Clamp Voltage at 10A is 90V. In this case the part specification would be: Working Voltage 47V, Nominal Voltage 53 – 69V and Clamp Voltage 100V maximum at 10A.

When exposed to high transient voltage, the varistor clamps the voltage to a safe level. A metal oxide varistor absorbs potentially destructive energy and dissipates it as heat, thus protecting vulnerable circuit components and preventing system damage. There are limitations to the level of current which can flow and the amount of energy which can dissipate within the varistor; typical limits are 500A peak current and 3J of energy with a transient. These limitations are dependant on the geometry of the planar, high density and thin varieties may have lower capabilities.

How can MOV Planars be utilised?



The MOV array is designed for use within the shell of a mil or aerospace type connector either complimentary to, or replacing a capacitor planar array.




Fig. 3 MOV C filter

Common circuit configurations include:

1. A simple low capacitance C filter consisting solely of the MOV: Fig. 3.
2. A high capacitance C filter when used in parallel with a capacitor planar: Fig. 4.
3. A balanced or unbalanced Pi filter; additional capacitor planars can be matched with the varistor planar to provide equal capacitance either side of the inductor. Fig. 5.




Fig. 4 MOV C filter with additional capacitor planar



Fig. 6 The internal configuration of a varistor protected unbalanced Pi




Fig. 5 MOV protected Pi filter

Fig. 6 shows the typical format of an MOV protected connector, the MOV is the left hand planar of the three, the other two are capacitor planars with ferrite beads placed over the pins in between to form an unbalanced Pi filter.

Types of transient and capabilities

MOVs are suitable for protecting against several types of transient event. With a material response time of less than 500ps and a no lead/track low inductance geometry MOVs are

More than capable of suppressing lightning induced transients.




Fig. 7 RTCA/DO-160E Waveform 4




Fig. 8 RTCA/DO-160E Waveform 5A

Syfer MOV arrays have been tested to RTCA DO160-E section 22 waveform 4 level 5 and waveform 5 level 3, see Fig. 10. 47V and 8V parts were tested for leakage current, nominal voltage and clamp voltage, the same parts were the subjected to 500 pulses at 10 second intervals and then re-measured, failure is defined as greater than a 10% shift in parameters, no failures were observed.

Testing has also been undertaken in order to demonstrate the speed of response capabilities. Parts were subjected to a 1MHz 175V square wave with a rise time of less than 400ns, Fig. 9 shows the response of a 47V working planar, note there is no voltage overshoot present prior to full clamping.

Test Levels for Pin Injection as per RTCA/DO-160E

Level	Waveforms		
	3 Voc/Isc	4 Voc/Isc	5A Voc/Isc
1	100/4	50/10	50/50
2	250/10	125/25	125/125
3	600/24	300/60	300/300
4	1500/60	750/150	750/750
5	3200/128	1600/320	1600/1600

Fig. 10 RTCA/DO-160E levels




Fig. 9 Response of 47V Working - no voltage overshoot present.

Advantages over other technologies

The main alternatives to MOV planar arrays are TVS (Transient Voltage Suppression) diodes. Each technology has its advantages in different circumstances, Diodes are available for lower working voltages than Syfer MOV arrays and also have lower leakage and sharper clamping characteristics. MOVs can compete on Energy and Current capabilities and are more volumetrically efficient as many components are contained within one device, this also has cost saving benefits.

The images to the right and below illustrate some of the drawbacks of TVS diodes, not only are extra piece parts required to mount and connect the diodes to the pins but those extra parts add significant bulk and weight to the overall connector package. The planar array can be



manufactured to the same dimensional specifications and tolerances as the capacitor planars generally used in the connector; this means that adding transient suppression need not have an impact on the size of the connector. See Fig. 6.

No other transient voltage suppression technology can match the MOV planar when it comes to efficient use of connector real estate. Syfer has a stock and secure supply of raw materials and manufacture to demand. With a typical lead-time of 8 weeks concerns over consistency of supply, which can be a problem for users of diodes, need not be an issue.

Range

Syfer Capacitor and MOV planar arrays are generally customer specific items, we work with our customers in order to provide a bespoke product which meets their exact requirements. For the purposes of providing a guide to the capabilities available in various planforms and hole sizes a range showing the maximum energy and peak current ratings can be seen below. A mix of up to three voltages can be combined in one array depending on available space and specification requirements.

Hole size 22					
Thickness	Working Voltage				
	8V	15V	28V	33V	47V
65 thou/mils	1.2J/500A	1.2J/440A	1.1J/240A	1.0J/200A	0.5J/80A
100 thou/mils	1.2J/500A	1.7J/500A	1.8J/440A	1.7J/360A	1.2J/160A
125 thou/mils	1.2J/500A	1.7J/500A	2.4J/500A	2.3J/480A	1.5J/200A

Hole size 20					
Thickness	Working Voltage				
	8V	15V	28V	33V	47V
65 thou/mils	1.3J/500A	1.5J/500A	2.2J/500A	2.5J/500A	2.7J/500A
100 thou/mils	1.3J/500A	1.5J/500A	2.2J/500A	2.5J/500A	3.0J/500A
125 thou/mils	1.3J/500A	1.5J/500A	2.2J/500A	2.5J/500A	3.2J/500A

Hole size 16					
Thickness	Working Voltage				
	8V	15V	28V	33V	47V
65 thou/mils	1.3J/500A	1.5J/500A	2.2J/500A	2.5J/500A	3.2J/500A
100 thou/mils	1.3J/500A	1.5J/500A	2.2J/500A	2.5J/500A	3.2J/500A
125 thou/mils	1.3J/500A	1.5J/500A	2.2J/500A	2.5J/500A	3.2J/500A

Syfer MOV planars are available in a wide range of standard mil sizes, examples:

- Circular shell sizes 8 – 24
- Arinc 600 and 404 series
- Rect 24308 series

Also available are discoidal MOVs from 4.5mm OD upwards.

Other standard and non-standard sizes and specifications may be available; contact Syfer Technology Ltd at SyferSales@knowles.com for further information.

MLCC for use in Modems

Introduction	2
AC to DC Converter	2
Line Filtering.....	3
Isolation	3
Relevant Syfer Ranges	3

Introduction


Syfer Technology Limited is a premier global source for application specific multilayer ceramic capacitors and EMI suppression filters. Our comprehensive product range includes many application-specific capacitors, including FlexiCap™, as well as standard voltages and capacitance values. All our products are available in small, medium and large volumes. We specialise in high voltage MLCC including a comprehensive surge and safety range of products but also have a standard range from 0402 to 8060 in case size and 10V to 6000V in voltage rating. MLCC exhibit low ESR characteristics which makes them ideal in mid frequency applications.

The following example is intended as a guide to where and how Syfer's capacitors can be used. Exact capacitance values and required voltage ratings are to be determined by the user.

MLCC are utilised in modems for the AC/DC converter in the power supply, isolation circuit and for filtering of the telephone line itself.

Power Supply:

AC to DC Converter:



AC side

A and B: Component 1808JA250102KXTSP, this component is a Y3/X2 rated safety capacitor certified by UL and TUV for use across the line in mains voltage applications.


C: Component 2220JA250472KXTB16, this component is a Y2/X1 rated safety capacitor certified by UL and TUV for use between live and ground in mains voltage applications.

DC side

D: Tank capacitor, usually a high capacitance value for smoothing, low voltage low frequency devices would use an electrolytic capacitor but at higher voltage and higher frequencies where charge/discharge rates are important and lower ESR is required an MLCC would be suitable, Syfer can offer an 1812 1kV 100nF MLCC in X7R dielectric, these can be coupled in parallel to provide the required capacitance value.


E: Filtering, lower capacitance values.

Line Filtering:



F and G: Filtering, lower capacitance values. Syfer offer an extensive range of capacitors in both X7R and C0G dielectrics from 10V to 6kV which are suitable for output filtering depending on frequency. Where a safety certified component is required to protect against surges and lightning strikes Syfer's SP, SY and B16/17 ranges are applicable.

Isolation:



H and I: Isolation capacitors; safety certified capacitors are used to provide isolation between the TNV (Telecom Network Voltage) circuit and the SELV (Safety Extra Low Voltage) circuit.

Relevant Syfer Ranges:

Surge and Safety Range – 1808 to 2220 Y2/X1, Y3/X2, X2.
Available capacitance 4.7pF to 10nF dependant on case size and specification. Full details available [HERE](#)

All C0G and X7R surface mount capacitors are available in FlexiCap™, Syfer's industry leading flexible termination designed to reduce the occurrence of failure due to "Mechanical" or "Board Flex" cracking.

For further information or technical assistance please contact our Sales Department on +44 1603 723310 or by email at SyferSales@knowles.com



AC250 Range: Non-Safety AC MLCC for use at Mains Voltages

Introduction	2
Background	2
Testing	2
Test Data	2
Ranges	3
Ordering Information	4

Introduction

Industry wide standard multilayer ceramic capacitors are supplied with a DC rating only. For AC use Surge and Safety capacitors with an AC rating of 250Vac have been available but the capacitance range is limited as a result of the strict impulse and VP requirements in the international standards. Syfer Technology Ltd has developed a range which provides a solution for use at up to 250Vac 60Hz continuous use and provides for non-safety critical applications where extended capacitance ranges are required.



Background

Behaviour of dielectrics is well defined for DC bias:

C0G or Ultra Stable Class 1 dielectric types have little or no variation with applied voltage.

X7R or Stable Class 2 dielectrics are not quite as straightforward but still have subcategories into which they can be classified:

EIA dielectric type X7R (CECC 2R1) has no voltage coefficient requirement,

CECC 2C1/MIL BZ are +20%-30%

CECC 2X1/MIL BX are +15-25% with rated DC voltage applied.

For all of the above dielectrics there is no dielectric classification to define capacitance change under AC voltage conditions.

DC rated capacitors have always been used in AC environments but by de-rating a DC capacitor one merely gains the required reliability and not the knowledge of how the capacitance will change under operational conditions. The aim of the Syfer 250Vac range is to provide parts which are reliable and consistent in their AC behaviour.

Another consideration which has to be made is that of self heating effects; this is dependant on case size capacitance and dissipation factor along with frequency and amplitude of the applied voltage.

Testing

Syfer have carried out Extensive testing to define the behaviour of MLCC under AC conditions. Current flow, capacitance change and temperature rise have all been measured in order to provide the circuit designer with the data required to simulate the behaviour of the component under operating conditions. Temperature rise at room temperature is restricted to a maximum of 25°C, given appropriate mounting to a PCB which provides no heating to the system under operational conditions.

Accelerated life testing has also been carried out at maximum rated voltage and frequency at elevated temperatures to ensure that the parts supplied meet Syfer's high quality standards.

Test Data

Below: In circuit current with applied rms voltage at 50Hz. Current was measured using a TTI 1705 True RMS programmable multimeter; AC was supplied from 240V mains source via a Claude Lyons LUC500 line voltage conditioner and an isolated variable transformer. The below plots can be extrapolated to calculate the in circuit current for the capacitance values available in the relevant ranges as defined by fig. 2 and the range table, fig. 3.




Fig.1 Values are typical and will vary with temperature and tolerance

Specific information regarding individual values may be available upon request, contact Syfer for more details.

Ranges

Case sizes 0805 to 2220 are available in both X7R and C0G dielectrics with capacitances of up to 120nF. The capacitance ranges are divided into four groups, C0G which has negligible capacitance shift with applied voltage and three subgroups of X7R, with $\pm 30\%$, $+30\%-50\%$ and $+30\%-80\%$ maximum capacitance shift between 0V-240V 50Hz.

Below: Capacitance change with applied rms voltage at 50Hz. Capacitance was measured using an ART AC Bias module connected to an HP4284A Precision LCR Meter. AC was supplied from 240V mains source via a Claude Lyons LUC500 line voltage conditioner and an isolated variable transformer. These graphs have been produced to define and distinguish between the separate ranges and designs available. The values have been measured under a very specific set of conditions and may not be the most suitable to calculate in circuit behaviour. For circuit simulation it is recommended that the current values in fig. 1 are used.




Fig. 2 Values are typical and will vary with temperature and tolerance

Capacitance Shift 0-240VAC 50Hz	Capacitance Values					
	Case Size					
	0805	1206	1210	1808	1812	2220
C0G negligible shift	1.0pF – 470pF	1.0pF – 1.2nF	4.7pF – 2.2nF	4.7pF – 2.2nF	10pF – 5.6nF	10pF – 10nF
X7R ±30% max shift	560pF – 1.5nF	1.5nF – 10nF	2.7nF – 22nF	2.7nF – 22nF	6.8nF – 56nF	12nF – 120nF
X7R +30%-50% max shift	1.8nF – 3.3nF	12nF	27nF	27nF	68nF – 82nF	-
X7R +30%-80% max shift	3.9nF – 10nF	15nF – 47nF	33nF – 100nF	33nF – 100nF	100nF – 120nF	-

Fig. 3 Range Table

Ordering Information

The 250Vac Capacitors can be ordered by using a standard Syfer product code with the voltage code A25.

Examples: 1206YA250473KXT or 2220JA250102JCT

1206	Case Size
Y	Polymer Termination FlexiCap™
A25	250V AC Rated up to 60Hz
0473 47nF	Capacitance Value
K	10% Capacitance Tolerance
X	X - X7R Dielectric
T	Taped and Reeled
2220	Case Size
J	Nickel Barrier with Matte Tin Finish
A25	250V AC Rated up to 60Hz
0102 1nF	Capacitance Value
J	5% Capacitance Tolerance
C	C – C0G/NP0 Dielectric
T	Taped and Reeled

This Range is complementary to Syfer's range of Surge and Safety Certified capacitors, Y2/X1 and X2 rated components are available in case sizes 1808, 1812, 2211, 2215 and 2220 with certifications from TÜV and UL for standard terminations and our FlexiCap™ flexible polymer termination.

All other specifications and properties are as Syfer standard product.

For further information or technical assistance please contact our Sales Department on +44 1603 723310 or by email at SyferSales@knowles.com

Magnetic Characteristics of Syfer Products

including Non Magnetic MLCC range

Introduction	2
Multilayer Ceramic Capacitor (MLCC) Construction.....	2
<i>Dielectric</i>	2
<i>Termination</i>	2
Individual Product Details.....	3
<i>Copper Barrier / Non-Magnetic</i>	3
<i>Other Multi Layer Chip Capacitors (including Feedthrough Filters & X2Y)</i>	3
<i>Radial Leaded Chip Capacitors</i>	3
<i>Planar Arrays & Discoidal Capacitors</i>	4
<i>EMI Filters</i>	4

Introduction

All materials have electromagnetic properties, defined by their relative permeability μ_r , a ratio of permeability relative to that of free space μ_0 . So a of 1.0000 is classed as totally non-magnetic. For capacitive electronic components, the magnetic characteristics can usually be ignored, but for some applications such as in MRI scanners, the magnetic characteristics must be considered.



μ_r

Multilayer Ceramic Capacitor (MLCC) Construction

All ceramic MLCC based Syfer products consist of precious metal electrodes embedded in a dielectric material, externally terminated to provide electrical contact using a conductive metal ink and / or electroplated. The critical components we need to consider are the dielectric material and the termination materials employed.

Dielectric

First, it is important to remember that the familiar designations X7R and C0G/NP0 are not types of dielectric material, but simply define the characteristics of the material that is being used. Most manufacturers, including Syfer, will use several dielectric materials in each class for each designation. It is not therefore possible to simply discuss the magnetic properties of X7R or C0G. Most dielectric materials have little or no magnetic permeability, but there are some important exclusions. For example, certain C0G/NP0 types of dielectric contain Neodymium Titanate and have a degree of magnetic permeability.

Termination

The common termination for MLCCs is electroplated Tin over Nickel onto a fired silver base termination material. In this case the Nickel results in a significant degree of magnetism. Alternative termination materials have always been available, the most common for applications where the magnetism needs to be controlled being a precious metal based consisting of alloys of Palladium, Silver and Platinum. The poor solder leach resistance of these finishes resulted in a special solder alloy being developed especially to allow successful soldering to them – 62Sn36Pb2Ag being a development of the then popular 63Sn37Pb or 60Sn40Pb Tin-Lead solder alloys.

Unfortunately, the restrictions imposed by RoHS regulations on the use of Lead in solders have meant that these alloys are now banned in many applications and the replacements are almost universally high tin content alloys – SAC (96.5Sn3Ag0.5Cu or very similar) being the most popular. Palladium, Silver and Platinum alloys have poor solder leach resistance to Tin rich alloys such as SAC and it has been necessary to look for alternative solutions.

Syfer have developed an electroplated Copper undercoat alternative to replace the Nickel for magnetic critical applications. This Copper barrier layer allows for Lead free soldering with high temperature 260°C soldering profiles as demanded by J-STD-020, without the termination leaching associated with precious metal ink terminations. Copper barrier is available with sintered terminations on selected C0G/NP0 dielectrics and with Syfer's FlexiCap™ flexible polymer termination on X7R dielectrics.

Individual Product Details

Copper Barrier / Non-Magnetic

The Copper barrier / non-magnetic range detailed on the Syfer website and in the MLCC catalogue is a true non-magnetic range with a measured permeability μ_r of approximately 1.0000

This range covers C0G/NP0, Syfer High-Q and X7R dielectrics and uses defined dielectric materials in conjunction with copper barrier terminations to provide non-magnetic components with maximum solder leach resistance, suitable for use with Lead free solders and soldering processes. The termination system is also available with a SnPb plated finish for RoHS exempt applications

To identify the components from this range as non-magnetic, copper barrier, the termination code of the part number is changed as below:

Description of Termination	Dielectric Base Material	Termination Code
Sintered silver base with copper barrier (100% matte tin plating). RoHS compliant	C0G / NP0 & High Q	2
FlexiCap™ base with copper barrier (100% matte tin plating). RoHS compliant	C0G / NP0, High Q & X7R	3
Sintered silver base with copper barrier (tin/lead plating). Non RoHS compliant	C0G / NP0 & High Q	4
FlexiCap™ base with copper barrier (tin/lead plating). Non RoHS compliant.	C0G / NP0, High Q & X7R	5

Special requests for other MLCC's (e.g. Feedthrough chip filters) in non-magnetic dielectrics and with copper plating can be considered – please refer requests to the factory.

Other Multi Layer Chip Capacitors (including Feedthrough Filters & X2Y)

The standard plated termination systems all have electroplated Nickel undercoat plating applied for maximum soldering leach resistance. This imparts significant magnetism to the MLCC, with a typical relative permeability μ_r of 1.4000. This is irrespective of the dielectric material used.

Most Syfer MLCC's can be supplied with non-plated precious metal terminations to reduce the magnetic effect, however the dielectric material is not guaranteed to be non-magnetic for MLCC's selected from any range other than the specific non-magnetic range. In general, X7R dielectrics perform better than C0G/NP0 dielectrics, but relative permeabilities up to typically $\mu_r = 1.0005$ can be expected from certain dielectrics when combined with non-magnetic terminations.

Radial Leaded Chip Capacitors

The lead material of radial sizes 8111 to 8141 inclusive is a steel base and obviously strongly magnetic. Radial sizes 8151, 8161, 8165 & 8171 have tin plated copper leads. In all cases the chip cannot be guaranteed to be non-magnetic. Nickel plated chips can be used in the assembly of all sizes of standard component and variation may occur on a batch to batch basis.

The coating material used includes an Iron Oxide pigment to allow for laser marking of the component. This has a minor magnetic effect – typical permeability of $\mu_r = 1.0040$. This material is the most common coating material used for leaded devices and as such is known to be in use in magnetic sensitive applications, but it is the responsibility of the customer to determine if it is acceptable.

We can consider special requests for non-magnetic radial leaded components where the chip can be controlled and plated copper leads specified. However, the gold colour powder coating cannot easily be substituted. It has to remain the responsibility of the customer to confirm that the powder coating is sufficiently non-magnetic for application. We can support with samples if required.

Planar Arrays & Discoidal Capacitors

The same considerations for the dielectric material apply as for MLCCs above. In general COG/NPO dielectrics in planar and discoidal components are of the magnetic variety with permeabilities of typically $\mu_r = 1.0005$.

The standard plating finish on these components is electroless plated Gold over electroless Nickel. Tests have shown this to have very little if any magnetic effect, but please refer to the factory for any non-magnetic application of these components.

EMI Filters

These are assembled using the above discoidal / planar capacitors soldered into plated brass bodies with plated brass through pins.

Although the capacitor element is typically low or non-magnetic, special non-magnetic brass is not used for standard components

Obviously the use of ferrite inductors in L-C, T & Pi filters infers considerable magnetism and cannot be considered for non-magnetic filters.

For further information or technical assistance please contact our Sales Department on:

+44 1603 723310 or by Email at SyferSales@knowles.com

High Q and Ultra Low ESR Capacitor Ranges

Introduction	2
Q, ESR and Power	2
Q and ESR Values – Standard Syfer MS Range.....	4
ESR Values – Ultra Low ESR Range.....	6
CapCad™	7
Range.....	8
<i>MS Range</i>	8
<i>U Range</i>	8
Ordering Information	9
<i>MS Range</i>	9
<i>U Range</i>	9

Introduction

There are many different types of capacitor with many different parameters; each is suited to a range of applications. As operational frequency requirements increase the most important parameters are Q, Quality Factor, and ESR, Equivalent Series Resistance. Syfer Technology Ltd have two ranges of components, our High Q or MS range which exhibits a high quality factor and low ESR and our Ultra Low ESR range which has an enhanced performance level, which are designed for use in a variety of high frequency applications such as telecommunications PAs, microwave circuitry and RF modules. Non magnetic versions of the MS type are also available for use in applications such as MRI tuning; see our application note AN0035 for details.



Q, ESR and Power

Q is the Quality factor; it is the reciprocal function of the dissipation factor, DF, and represents the losses of the capacitor. The higher the Q, the lower the DF and therefore, the lower the loss. ESR is the Equivalent Series Resistance and represents the effective resistance to RF current; it encompasses both the loss properties of the dielectric and electrode.

$$Q = \frac{1}{DF} \quad \text{Q is Quality Factor, DF is Dissipation Factor}$$

$$X_c = \frac{1}{2\pi fC} \quad \text{X}_c \text{ is Capacitive Reactance in Ohms, f is frequency in Hertz and C is capacitance in Farads}$$

$$R_s = DF \cdot X_c \quad R_s \text{ is Equivalent Series Resistance in Ohms, DF is Dissipation Factor and } X_c \text{ is Capacitive Reactance in Ohms}$$

$$P = I^2 R \quad P \text{ is Power dissipated in the capacitor in Watts, I is RMS current in Amps and R is } R_s \text{ in Ohms}$$

Different dielectric and electrode combinations will exhibit different levels of Q and ESR, at lower frequencies the dielectric material is the dominant factor, metal losses become more important at higher frequencies. X7R materials are utilized at low frequencies and typically have a DF of around 1% to 2%, this corresponds to a Q factor of 50 to 100, C0G/NP0 materials have a Q of around 600 to 1000 whilst Syfer's High Q capacitors are broadly defined as $Q > 2000$ at 1MHz.

100% measurement of Q is not practical above 1MHz, Capacitance bridges and LCR meters are not accurate enough and when combined with leads and contacts rapid high frequency measurement is not possible. It is necessary however to assess the Q and ESR at frequencies nearer to those which the capacitor will encounter during operation. The most accurate method of determining Q and ESR at elevated frequencies, 100MHz to 1.2GHz, is to use a resonant line coaxial jig. Syfer utilize the industry standard Boonton 34A along with a Boonton 9241 RF voltmeter and an Agilent N2183A signal generator as seen below. Higher frequency measurements are conducted on a shorter resonant coaxial line system.









Knowing the accurate value of ESR is important because it determines the suitability of the component for use in RF power applications. If the ESR value is too high the self heating due to $P = I^2 R$ losses will be too great and the part will overheat and fail. The ESR also allows one to calculate the maximum current rating for the component.

Worked Example:



A cellular phone base station, operating in the GSM900 band at 940MHz. The RF power is 40W and it is a 50Ω system. The coupling capacitor is a MS 47pF 0805 with an ESR of approximately 0.088Ω at 940MHz. Using $P = I^2 R$ where $R = Z + \text{ESR}$ to find the circuit current gives 0.894A. To find the power dissipated in the capacitor we put this value of current back into $P = I^2 R$ where $R = \text{ESR}$ which gives 0.0703W or 70mW. It is clear from this that the power dissipated in the capacitor can be simply derived from the ratio of the ESR to the total circuit impedance multiplied by the system power, $(\text{ESR}/(Z + \text{ESR})) \times P$. For values of ESR significantly lower than the Z value there is a negligible impact on the overall circuit impedance and it can be ignored leaving $(\text{ESR}/Z) \times P$.

Using the same calculations for an Ultra Low ESR 0805 47pF, ESR 0.07 at 940MHz the power dissipated in the capacitor is 56mW, a 20% reduction. This allows the system to run cooler or to be run at higher power.




Q and ESR Values – Standard Syfer MS Range



Q and ESR Values – Standard Syfer MS Range (cont'd)




ESR Values – Ultra Low ESR Range



CapCad™

Syfer's web based CapCad™ capacitor modelling software has been developed to provide customers with an easy to use and readily accessible comparison tool for choosing the best Multilayer Capacitors to suit the customer's needs. CapCad™ includes SPICE models with values that reflect typical performance at the chosen frequencies and temperatures that are of importance to an application. The user also has the ability to plot 2-port Scattering Parameters, Impedance, Q Factor or Equivalent Capacitance over any frequency span from 1MHz to 40GHz while maintaining the ability to adjust the temperature and note how it may affect the performance. CapCad™ also includes a Smith Chart utility and the ability to copy the S-Parameter data in touchstone format (s2p). CapCad™ can be found on the Syfer website under the technical information menu.



Low ESR MS Part Number: 1111 J 100 0100 F Q T

Size: 1111
 W = 0.1100 +/- 0.0150
 L = 0.1150 +/- 0.0150
 T = 0.1000 Max
 * in mm


Termination: J Ag / Ni / Sn

Material: MS
 TCC: Class 1, ±30 ppm / °C
 Cap (pF): 10
 Voltage: 100
 Tolerance: F ± 1%

Packaging: T 178mm (7" Reel)

Series Model

Rs(Ω): 0.115
 Rp(kΩ): 19.9
 Ls(pH): 0.418
 Cg(pF): 10
 Fs (GHz): 2.461



Series/Parallel Model

Rs(Ω): 0.115
 Rp(kΩ): 19.9
 Ls(pH): 0.583
 Cg(pF): 7.18
 Cp(pF): 2.82
 Fs (GHz): 2.461
 Fp (GHz): 4.634



Add Lead Inductance
 Inductance (nH): 0.0
 Fs (GHz): 2.461

Acceptable Temp Range -55 to 125 (°C)
 Temp (°C): 25
 Frequency: 1.000 (GHz)

* Mounted Horizontally ☒ Mounted Vertically

Graphing Links:  Series  Shunt  T-Line

The graphing links allow the user to produce graphs of various parameters in both horizontal and vertical mounting orientations.



Range

MS Range

Chip Size	0402	0603	0505	0805	1206	1111	1210	1812	2220	2225	3640
Min Cap	0.1pF	0.1pF	0.2pF	0.2pF	0.5pF	0.3pF	0.3pF	1.0pF	2.0pF	2.0pF	4.0pF
50V 63V	33pF	220pF	330pF	680pF	2.2nF						
100V	22pF	150pF	220pF	470pF	1.5nF	3.3nF	3.3nF	6.8nF	15nF	18nF	
150V	18pF	120pF	180pF	390pF	1.2nF	2.7nF	2.7nF	4.7nF	12nF	15nF	
200V 250V	15pF	100pF	150pF	330pF	1.0nF	2.2nF	2.2nF	3.9nF	10nF	10nF	
300V		56pF	100pF	220pF	680pF	1.5nF	1.5nF	3.3nF	6.8nF	8.2nF	
500V				100pF	330pF	820pF	820pF	2.2nF	4.7nF	5.6nF	15nF
630V					150pF	390pF	390pF	1.0nF	2.2nF	3.3nF	6.8nF
1000V					82pF	220pF	220pF	680pF	1.5nF	2.2nF	4.7nF
2000V					18pF	68pF	68pF	150pF	470pF	560pF	1.5nF
3000V								68pF	150pF	220pF	470pF
Tape quantities	7" reel 5000	7" reel 4000	7" reel 2500	7" reel 3000	7" reel 2500	7" reel 1000	7" reel 2000	7" reel 500 13" reel 2000	7" reel 500 13" reel 2000	7" reel 500 13" reel 2000	7" reel n/a 13" reel n/a
13" reel quantities available on request											

Below 1pF capacitance values are available in 0.1pF steps.
Above 1pF capacitance values are available in E24 series values.
Other values and taping quantities may be available on request, consult the sales office for details.

U Range

Chip Size	0603	0805	1111
Min Cap	0.5pF	0.8pF	0.7pF
200V 250V	100pF	240pF	-
500V	-	-	240pF
Tape quantities	7" reel - 4,000 13" reel - 16,000	7" reel - 3,000 13" reel - 12,000	7" reel - 1,000 13" reel - 5,000

NOTE: Below 1pF capacitance values are available in 0.1pF steps. Above 1pF capacitance values are available in E24 series values. Other values and taping quantities may be available on request, consult the sales office for details.

Ordering Information

MS Range

0505	J	250	4P70	B	Q	T
Chip size	Termination	Voltage	Capacitance in picofarads (pF)	Capacitance tolerance	Dielectric	Packaging
0402 0603 0505 0805 1206 1111 1210 1812 2220 2225 3640	Y = FlexiCap™ termination base with nickel barrier (100% matte tin plating). RoHS compliant. Lead free. H = FlexiCap™ termination base with nickel barrier (Tin/lead plating with min. 10% lead). J = Silver base with nickel barrier (100% matte tin plating). RoHS compliant. Lead free. A = Silver base with nickel barrier (Tin/lead plating with min. 10% lead).	050 = 50V 063 = 63V 100 = 100V 150 = 150V 200 = 200V 250 = 250V 300 = 300V 500 = 500V 630 = 630V 1K0 = 1000V 2K0 = 2000V 3K0 = 3000V	<1.0pF Insert a P for the decimal point as the first character. eg. P300 = 0.3pF Values in 0.1pF steps ≥1.0pF & <10pF Insert a P for the decimal point as the second character. eg. 8P20 = 8.2pF Values are E24 series ≥10pF First digit is 0. Second and third digits are significant figures of capacitance code. Fourth digit is number of zeros eg. 0101 = 100pF Values are E24 series	<4.7pF H = ±0.05pF B = ±0.1pF C = ±0.25pF D = ±0.5pF <10pF B = ±0.1pF C = ±0.25pF D = ±0.5pF ≥10pF F = ±1% G = ±2% J = ±5% K = ±10%	Q = High Q Ceramic	T = 178mm (7") reel R = 330mm (13") reel B = Bulk pack - tubs

U Range

0805	J	250	0101	J	U	T
Chip size	Termination	Voltage	Capacitance in picofarads (pF)	Capacitance tolerance	Dielectric	Packaging
0603 0805 1111	Y = FlexiCap™ termination base with nickel barrier (100% matte tin plating). RoHS compliant. Lead free. H = FlexiCap™ termination base with nickel barrier (Tin/lead plating with min. 10% lead). J = Silver base with nickel barrier (100% matte tin plating). RoHS compliant. Lead free. A = Silver base with nickel barrier (Tin/lead plating with min. 10% lead).	200 = 200V 250 = 250V 500 = 500V	<1.0pF Insert a P for the decimal point as the first character. eg. P300 = 0.3pF Values in 0.1pF steps ≥1.0pF & <10pF Insert a P for the decimal point as the second character. eg. 8P20 = 8.2pF Values are E24 series ≥10pF First digit is 0. Second and third digits are significant figures of capacitance code. Fourth digit is number of zeros eg. 0101 = 100pF Values are E24 series	<4.7pF H = ±0.05pF B = ±0.1pF C = ±0.25pF D = ±0.5pF <10pF B = ±0.1pF C = ±0.25pF D = ±0.5pF ≥10pF F = ±1% G = ±2% J = ±5% K = ±10%	U = Ultra-low ESR	T = 178mm (7") reel R = 330mm (13") reel B = Bulk pack - tubs

For further information or technical assistance please contact our Sales Department on:

+44 (0)1603 723310 or by email at SyferSales@knowles.com

IECQ-CECC range of Capacitors

Introduction	2
Syfer Product Reliability Guide	2
Summary of Testing	3
Periodic testing Carried out for Surface Mount MLCC.....	4
Certificate Numbers.....	6
Part Numbering.....	6

Introduction


For applications such as Mil / Aerospace where reliability is paramount, Syfer hold the IECQ-CECC internationally recognised qualification for surface mount ceramic capacitors tested in accordance with the requirements of IECQ-CECC QC32100.

IECQ-CECC is the International Electrotechnical Commission (IEC) Quality Assessment System for Electronic Components and is a product quality certification based on approval and routine periodic testing of the range approved.



The IECQ-CECC standard offers customers an intermediate level of component quality, based on, but above, commercial quality levels yet below space grade components. Component quality is checked and demonstrated by sample test results, but parts are manufactured and tested using the same processes and designs as commercial product. By comparison, space grade components usually include conditioning tests and sample quality testing to be carried out on a batch basis, resulting in much higher costs.

Syfer Product Reliability Guide



Notes:

- (1) Space Grade tested in accordance with ESCC 3009. Refer to Syfer specification S02A 0100.
- (2) IECQ-CECC. The International Electrotechnical Commission (IEC) Quality Assessment System for Electronic Components. This is an internationally recognised product quality certification. View Syfer's IECQ-CECC approvals at <http://certificates.iecq.org-syfer> or at www.knowlescapacitors.com/syfer
- (3) AEC-Q200. Automotive Electronics Council Stress Test Qualification For Passive Components.
- (4) MIL Grade. Released in accordance with US MIL standards available on request.

Summary of Testing

IECQ-CECC approval is based on routine approval testing carried out either internally by Syfer or independently at an external test laboratory.

Samples are taken from finished stock so as to be representative of standard build quality. All components selected have been tested for

- Visual
- Dimensions
- Capacitance and Dissipation Factor
- Voltage Proof
- Insulation Resistance
- Destructive Physical analysis
- Solderability

TCC (Temperature Coefficient of Capacitance) is also tested on a ceramic lot basis.

MLCC product is sampled on a quarterly rolling test program in accordance with the tables in below, 3 to 5 tests conducted each quarter, all tests conducted within 1 calendar year.

Samples are chosen to represent all case sizes covered by the approval and the sampling plan adjusted to ensure that each test is not carried out on the same case size consecutively. The sample plan also ensures that all approved voltage ratings are covered over a rolling program.

Samples are chosen to cover all product codes (product sizes) and both dielectric types (X7R & C0G) over a rolling program

Where appropriate, the samples are tested after mounting on defined test boards. Following soldering, the parts are cleaned through either aqueous or solvent cleaning plants to ensure no contamination before testing commences.

Periodic testing Carried out for Surface Mount MLCC

Test Ref	Year 1				Year 2				Year 3				Year 4			
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
P1	16							1000				50	200			
P2	16							1000				50	200			
P3	16							1000				50	200			
P4	16							1000				50	200			
P5		50					200		16					1000		
P6		50					200		16					1000		
P7/P8		50					200		16					1000		
P9		50					200		16					1000		
P10			200			50				1000					16	
P11			200			50				1000					16	
P12/P13			200			50				1000					16	
P14				1000	16						200					50
P15				1000	16						200					50
P16				1000	16						200					50

Test reference relates to below table. The figure in (brackets) is the sample size. The figures in the table (16, 50 etc.) refer to the voltage of the parts under test.

Test Ref (qty)	Test	Termination Type	Additional Requirements	Reference
P1 (77)	High Temperature Exposure (Storage)	All Types	Un-powered. 1000 hours @ T=150°C. Measurement at 24 ± 2 hours after test conclusion	MIL-STD-202 Method 108
P2 (77)	Temperature Cycling	C0G: All types X7R: Y & H only	1000 cycles -55°C to +125°C Measurement at 24 ± 2 hours after test conclusion	JESD22 Method JA-104
P3 (77)	Moisture Resistance	All Types	T = 24 hours/cycle. Note: Steps 7a & 7b not required. Un-powered. Measurement at 24 ± 2 hours after test conclusion	MIL-STD-202 Method 106
P4 (77+77)	Biased Humidity	All Types	1000 hours 85°C/85%RH. Rated voltage or 50V whichever is the less (77pcs) and 1.5V (77pcs) Measurement at 24 ± 2 hours after test conclusion	MIL-STD-202 Method 103
P5 (77)	Operational Life	All Types	Condition D Steady State T _A =125°C at full rated. Measurement at 24 ± 2 hours after test conclusion	MIL-STD-202 Method 108
P6 (5)	Resistance to Solvents	All Types	Note: Add aqueous wash chemical. Do not use banned solvents	MIL-STD-202 Method 215
P7 (30)	Mechanical Shock	C0G: All types X7R: Y & H only	Figure 1 of Method 213. Condition F	MIL-STD-202 Method 213
P8 (30)	Vibration	C0G: All types X7R: Y & H only	5g's for 20 minutes, 12 cycles each of 3 orientations. Note: Use 8"X5" PCB .031" thick 7 secure points on one long side and 2 secure points at corners of opposite sides. Parts mounted within 2" from any secure point. Test from 10-2000Hz	MIL-STD-202 Method 204
P9 (12)	Resistance to Soldering Heat	All Types	Condition B, no pre-heat of samples: Single Wave Solder – Procedure 2	MIL-STD-202 Method 210
P10 (30)	Thermal Shock	C0G: All types X7R: Y & H only	-55°C/+125°C. Number of cycles 300. Maximum transfer time – 20 seconds, Dwell time – 15 minutes. Air-Air	MIL-STD-202 Method 107
P11 (27)	Adhesion, Rapid Temp Change & Climatic Sequence	X7R: A, F & J only	5N force applied for 10s, -55°C/ +125°C for 5 cycles, damp heat cycles	BS EN132100 Clause 4.8, 4.12 & 4.13
P12 (30)	Board Flex	C0G: All types X7R: Y & H only	3mm deflection Class I 2mm deflection Class II	AEC-Q200-005
P13 (12)		X7R: A, F & J only	1mm deflection.	BS EN132100 Clause 4.9
P14 (30)	Terminal Strength	All Types	Force of 1.8kg for 60 seconds	AEC-Q200-006
P15 (30)	Beam Load Test	All Types	-	AEC-Q200-003
P16 (45)	Damp Heat Steady State	All Types	56 days, 40°C/93%RH. 15 × no volts, 15 × 5Vdc, 15 × R _v or 50V whichever is the less	BS EN132100 Clause 4.14

Certificate Numbers

The following certificates are authorised by the International Electrotechnical Commission Quality Assessment System for Electronic Components and can be viewed at their website www.iecq.org

- IECQ Certificate No.: Q-IECQ BSI 05.0003 / CB Certificate No.: M1043 IECQ
 - Certificate of Approval of Manufacturer
- IECQ Certificate No.: Q-IECQ BSI 07.0002 / CB Certificate No.: E1281/F
 - Fixed Multilayer ceramic Capacitors

Part Numbering

Full details of the approved ranges can be found in the latest Syfer catalogues or by reference to the Syfer website www.knowlescapacitors.com/syfer.

To identify approved MLCC parts, the dielectric code in the part number is changed from X to D (X7R) and C to F (C0G) as per the example below. In addition, the controlled TCVC dielectric codes B (BX / 2X1) and R (BZ / 2C1) can also be used.

Always state on any PO that IECQ-CECC release is required

Ordering information - IECQ-CECC ranges

1210	Y	100	0103	J	D	T	---
Chip size	Termination	Voltage	Capacitance in picofarads (pF)	Capacitance tolerance	Dielectric Release codes	Packaging	Suffix code
	Y = FlexiCap™ termination base with Ni barrier (100% matte tin plating). RoHS compliant. H = FlexiCap™ termination base with Ni barrier (Tin/lead plating with min. 10% lead). F = Silver Palladium. RoHS compliant. J = Silver base with nickel barrier (100% matte tin plating). RoHS compliant. A = Silver base with nickel barrier (Tin/lead plating with min. 10% lead).	016 = 16V 025 = 25V 050 = 50V 063 = 63V 100 = 100V 200 = 200V 250 = 250V 500 = 500V 1K0 = 1kV	First digit is 0. Second and third digits are significant figures of capacitance code. The fourth digit is number of zeros following Example: 0103 = 10nF	<10pF B = ±0.1pF C = ±0.25pF D = ±0.5pF ≥ 10pF F = ±1% G = ±2% J = ±5% K = ±10% M = ±20%	D = X7R (2R1) with IECQ-CECC release F = C0G/NP0 (1R/NP0) with IECQ-CECC release B = 2X1/ BX released in accordance with IECQ-CECC R = 2C1/ BZ released in accordance with IECQ-CECC	T = 178mm (7") reel R = 330mm (13") reel B = Bulk pack - tubs	Used for specific customer requirements

For further information on our AECQ-CECC approved ranges or for technical assistance please contact our Sales Department on +44 1603 723310 or by Email at SyferSales@knowles.com

ProtectiCap™ Surface Coated MLCC

Introduction	2
Surface Arcing	2
Summary of Testing	3
Range.....	5
Ordering Information	6

Introduction

Syfer ProtectiCap™ high voltage, surface mount, multi layer ceramic capacitors are designed specifically to reduce the occurrence of surface arcing in high voltage applications. The range incorporates 1206 to 2220 EIA case sizes in voltages from 2kV to 5kV and enables use without the need for conformal coating post soldering. The addition of the ProtectiCap™ range maintains Syfer's position as world leader in high voltage MLCC with parts such as a 1206 3kV 1.5nF now available. ProtectiCap™ capacitors should provide benefits in power supply, lighting ballast, inverter, voltage multiplier and many other high voltage applications



Surface Arcing

Surface arcing, arc-over, flash-over, corona discharge, these are all terms for the same thing, an undesirable high voltage discharge which can cause interference and/or component failure. Surface arcing occurs when the dielectric strength of the surface environment is exceeded. High potential difference between the opposing terminations can lead to partial ionisation of the air which can then break down completely and allow a spark to discharge, this spark is visible, audible and the associated corona discharge will create electrical noise.



Pictures showing the propagation of surface arc.

The arc inception voltage is the voltage at which arcing will commence, there are several factors which can affect this.

1. Humidity. At levels of high humidity surface arcing is more prevalent, this explains the sometimes seasonal nature of arcing problems and also why there are more issues in geographical areas of high humidity.
2. Surface Contamination. Solder balls, flux residue and other contaminants which have been deposited during manufacturing, processing and assembly.
3. Dielectric Type. Higher dielectric constant materials are more susceptible, also higher capacitance values. C0G/NP0 is not usually affected.
4. PCB design. Oversize pads, vias underneath capacitors, buried layers and geometries which inhibit good cleaning can all contribute to arcing problems.


To combat surface arcing pads should be well spaced and not have sharp corners and PCBs should be cleaned post soldering. Environmental factors such as humidity are more difficult to control which is why most vendors' high voltage MLCC may require the PCB to be conformal coated.

ProtectiCap™ provides consistent performance advantages without the need for conformal coating of the PCB. Syfer employ a unique set of processes to apply a low permittivity glass coating to an already optimised high voltage MLCC design. The sealed, smooth finish and low dielectric constant allows for higher voltages and capacitance values in smaller case sizes, a prime example of this is the 1206P3K00102KXT which would previously only have been available in an 1808 case size.

Summary of Testing

Syfer have undertaken a significant program of testing in order to evaluate the performance of the ProtectiCap™ range. The minimum arc inception voltage has been evaluated across the range and shows an improvement in performance of a minimum of 1000V over standard parts.

Arc Voltage Evaluation



The above shows the performance benefit with respect to surface arcing in bulk testing across the range of sizes. The tests were performed on Syfer line testers and the graph shows the maximum test voltage before any arcing occurs. Voltage was supplied instantaneously with a current limit of 50mA.

Qualification Testing

In order to verify the reliability and consistency of performance of the ProtectiCap™ range a test regime has been assembled based on our extensive knowledge of high reliability products. Standard test methods have been employed from various international specifications including AEC-Q200, IECQ-IECC and MIL standards. The table below shows the tests, methods, criteria and results with the ProtectiCap™ parts meeting all requirements.

Test	Reference	Sample Size per Lot	Accept on Number Failed	Additional Requirements	Result
J-STD-020D Moisture/Reflow	Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices	25	0	1.24hr bake @ 125degC. 2.Moisture soak for 168hre 85/85. 3.PCB assembly (3X260deg reflow). 4.External Visual. 5.Electrical Test	Pass
AEC-Q200 test 3. High Temp Storage	MIL-STD-202 method 108	77	0	Unpowered 1000 hours @ 150°C.	Pass
AEC-Q200 test 4. Temperature cycling	JESD22 method JA-104	77	0	1000 cycles (-55°C to 125°C)	Pass
DPA	EIA-469	50	0	25 width/25 length	Pass
Moisture Resistance	MIL-STD-202 method 106	77	0	t = 24 hours/cycle. Unpowered.	Pass
Biased Humidity	MIL-STD-202 method 103	77	0	1000 hrs 85°C/85%RH. 1.5 Vdc and Rated Voltage.	Pass
Operational Life	MIL-STD-202 method 108	77	0	Rated Voltage @ 125°C.	Pass
External Visual	MIL-STD-883 method 2009	<1812 = 125 1812 = 200 >1812 = 315	0	Inspect device construction and workmanship. Electrical test not required.	Pass
Physical dimensions	JESD22 method JB-100	5	0	Verify physical dimensions to the device specification.	Pass
Mechanical shock	MIL-STD-202 method 213	30	0	Figure 1 of method 213 SMD: Condition F.	Pass
Vibration	MIL-STD-202 method 204	30	0	5 g's for 20 min., 12 cycles each of 3 orientations. Test from 10-2000Hz.	Pass
Resistance to Soldering Heat	MIL-STD-202 method 210	30	0	Condition B No pre-heat of samples.	Pass
Thermal Shock	MIL-STD-202 method 107	30	0	(-55/+125°C). 300 cycles. Max transfer time: 20 s. Dwell time: 15 minutes. Air-Air.	Pass
Solderability	J-STD-002 (JESD22-B102)	15	0	Aged solderability test. Use dry heat. 150 °C for 16 hrs.	Pass
Syfer standard solderability test	IEC 60068-2-58 test Td	5	0	Immersion in 60/40 (Sn/Pb) solder at 235 ± 5°C for 2 ± 0.5 seconds. Coverage shall exceed 95%.	Pass
Electrical characteristics	Standard Syfer 100% electrical	200-400 units	0	As per standard Syfer test conditions.	Pass
Board flex	AEC-Q200-005	30	0	3 mm deflection Class I 2 mm deflection Class II	Pass
Terminal strength	AEC-Q200-006	30	0	Force of 1.8kg for 60 seconds	Pass
Beam Load Test	AEC-Q200-003	30	0		Pass

Range

Capacitance Values

X7R

100pF - 33nF

See overleaf for full list of values

Electrical

Operating Temperature

-55°C to +125°C

Temperature Coefficient of Capacitance (Typical)

±15%

Insulation Resistance

Time constant (Ri xCr) (whichever is the least)

100GΩ or 1000s

Ageing Rate

Typical 1% per time decade

Mechanical

Termination Material

See ordering information below

Solderability

IEC 60068-2-58. Passed 3 times reflow profile defined in J-STD-020

Lead Free Soldering

This range is fully compliant with the RoHS and WEEE directives and parts are compatible with lead free solders.

Climatic Category

55/125/56

Reeled Quantities

See Capacitance tables overleaf

Chip Size	1206	1210	1808	1812	2220
Min Cap	100pF	330pF	100pF	150pF	220pF
2000V	3.3nF	5.6nF	5.6nF	12nF	33nF
2500V	2.7nF	4.7nF	4.7nF	8.2nF	22nF
3000V	1.5nF	3.3nF	3.3nF	4.7nF	10nF
4000V	-	-	2.2nF	3.3nF	6.8nF
5000V	-	-	-	-	4.7nF
7" Reel	2,500	2,000	1,500	500/1,000*	500/1,000*
13" Reel	10,000	8,000	6,000	2,000/4,000*	2,000/4,000*

NOTE: Other capacitance values may become available, please contact our Sales Office if you need values other than those shown in the above table. For dimensions and soldering information, please go to our website (www.syfer.com) or see our MLC Catalogue.

*Reel quantity depends on chip thickness. Please contact sales office.

Ordering Information

1206	P	2K0	0102	K	X	T
Chip size	Termination	Voltage	Capacitance in picofarads (pF)	Capacitance tolerance	Dielectric	Packaging
1206 1210 1808 1812 2220	P = ProtectiCap™ (FlexiCap™ termination base with Ni barrier, 100% matte tin plating)	2K0 = 2000V 2K5 = 2500V 3K0 = 3000V 4K0 = 4000V 5K0 = 5000V	First digit is 0. Second and third digits are significant figures of capacitance code. The fourth digit is number of 0's following Example 0102=1000pF	J = ±5% K = ±10% M = ±20%	X = X7R	T = 178mm (7") reel R = 330mm (13") reel B = Bulk pack - tubs

For further information on our ProtectiCap™, other ranges, or for technical assistance please contact our Sales Department on +44 1603 723310 or by email at SyferSales@knowles.com


StackiCap™ High Voltage High CV MLCC

Introduction	2
Downsizing Potential.....	2
Historical Limitations	3
The Technology Behind StackiCap™	4
Qualification Program	5
Range and Ordering Information	7

Introduction

Syfer StackiCap™ surface mount MLCs are designed to provide high CV in compact packages and offer the greatest volumetric efficiency and CV per unit mass of any high voltage X7R ceramic capacitors available. Syfer has conceived, developed and protected, GB Pat. App. 1210261.2, a unique process in order to deliver this groundbreaking product. Combined with FlexiCap™ stress relieving terminations these parts have the potential to replace film and tantalum capacitors and make many stacked products obsolete. StackiCap™ are suitable for a plethora of applications such as

switch mode power supplies for filtering, tank and snubber, DC-DC converter, DC block, voltage multipliers etc. and will provide huge benefits in applications where size and weight is critical. At this moment 1812, 2220 and 3640 case sizes have been launched and are commercially available, additional sizes up to 8060 are still under development, please see the Syfer website or contact the factory for the latest ranges.



Downsizing Potential

Offering significant increases in available capacitance StackiCap™ can offer significant downsizing over existing technology, below are some images showing the benefits.




Fig 1. StackiCap sizes 1812 to 3640



Fig 2. Various stacked assemblies up to 8060 5 stack

Figure 1 shows the initial StackiCap™ product range sizes of 1812, 2220, 2225 and 3640. 5550 and 8060 development sizes are not shown. Figure 2 shows a range of stacked and stacked leaded assemblies of sizes 2225, 3640, 5550 and 8060 up to a maximum of 5 in a stack. Figures 3 and 4 show examples of what can be replaced with a single StackiCap™ component. In the most extreme cases an 8060 1kV 470nF could be replaced with a single 2220 1kV 470nF and a 3640 1kV 180nF could be replaced with a single 1812 1kV 180nF, these are 10:1 and 7:1 footprint reductions respectively.




Fig 3. 2220 500V 1µF StackiCap™ & 2225 3 Stack 500V 1µF




Fig 4. 3640 500V 3.3µF StackiCap with 8060 and 3640 5 stack alternatives

Historical Limitations

The limits of design are defined by the failure modes and there are many failure modes which limit the extent to which mid to high voltage MLCC can be developed. There are extrinsic failure modes such as mechanical and thermal cracking but we will look at the intrinsic ones which are in the hands of the manufacturer. The limiting factor for MLCC has changed over time, early MLCC were limited mainly by the quality and purity of the dielectric materials themselves with point defects and contamination, fig 5, limiting the maximum number of layers and the minimum thickness of those layers. As dielectric materials and materials preparation and processing improved the limiting factor became the dielectric strength of the material itself. Once this point had been reached one could imagine that thicker and larger parts could be manufactured without fear of dielectric breakdown, fig 6, or point failures, however a new failure mode appeared, electro-mechanical stress cracking. Commonly referred to as piezo electric it can also follow electrostrictive behaviour, see fig 8. This is the failure mode that has been the limiting factor for MLCC manufactures for some time now, it affects most class II barium titanate base dielectrics and becomes an issue for larger size, 1210 upwards, and higher voltage, 200V upwards components. The crack typically runs through the centre of the component along one or two dielectric layers, fig 7. Most solutions involve stacking capacitors together with lead frames in order to increase the available capacitance for a given footprint but this is labour intensive, costly and can lead to other reliability issues.

Other solutions involve special dielectric formulations but these are usually a trade off for dielectric constant and therefore the ultimate capacitance value available.



Fig 5. Contamination defect



Fig 6. Dielectric breakdown



Fig 7. Piezo stress crack failure




Fig 8. An example of the mechanical response of an X7R MLCC under DC bias

The Technology Behind StackiCap™

After a series of trials and iterations Syfer have developed a single chip solution to electro-mechanical failure limitation, StackiCap™. The novel and patent pending aspect, GB Pat. App. 1210261.2, is an inbuilt stress relieving layer which allows the capacitor to exhibit the electrical and physical behaviour of multiple, thinner, components whilst exploiting the manufacture and process benefits of being a single unit. The stress relieving layer is made up of a combination of already utilised material systems and is formed during the standard manufacturing process. The layer is positioned in the place/s where mechanical stress is the greatest allowing for mechanical decoupling of the multiple component layers with 2,3 and 4 "stack" versions trialled at this point. With FlexiCap™ flexible termination material and no need to attach components together to form a stack there is no need for a lead frame allowing for standard tape and reel packaging with pick and place capability.




Fig 9. SEM Micrograph of fracture sections showing the stress relieving "spongy" layer

Qualification Program

StackiCap™ technology has been under development at Syfer for some time, parts and materials have been subjected to Syfer's standard quality control and reliability regime, this is detailed below:

1. Material Verification (before use)

All materials are inspected in accordance with defined specifications before being accepted for. For example, each new lot of dielectric powder is subjected to:

- Powder size distribution analysis on milled ink.
- Solids content and viscosity analysis of the subsequently manufactured ink.
- Capacitor approval batch manufacture to perform:
- Internal Destructive Physical Analysis examination.
- Electrical tests for Capacitance, Dissipation Factor, Insulation Resistance and Dielectric Withstand Voltage.
- Dielectric Constant measurement.
- Endurance tests conducted at 125°C with 1.0 or 1.5x rated voltage applied.
- TCC measurements
- 85/85 tests.

2. Product Verification (during and after manufacture)

As part of Syfer's standard production process each batch is subjected to a series of inspection and testing stages during which the quality of the product is examined and verified. These stages include:

- Dielectric thickness measurements using lasers during the capacitor construction process.
- Internal Destructive Physical Analysis. A sample of capacitors is taken from each batch and subjected to an internal visual examination to verify the capacitor construction.
- Plating thickness measurements conducted using the X-Ray Fluorescence method.
- Solderability and leach tests conducted by immersing capacitors into solder.
- 100% production electrical tests for Capacitance, Dissipation Factor and Dielectric Withstand Voltage.

These inspection and test stages are supported by:

- Visual inspection stages conducted throughout the manufacturing process.
- Statistical Process Control.
- Final QC Inspection.

3. Routine Reliability Tests

In addition to the standard inspection and tests performed during batch manufacture, a sample of batches is also randomly selected for additional routine endurance, humidity and bend tests.

Reliability tests are also conducted by external test laboratories as part of maintaining product approvals and are also conducted at Syfer to assess long-term product performance.

The reliability tests conducted at Syfer include:

- Life Test. Capacitors are subjected to 1000 hours at 125°C with 1.0x or 1.5x rated voltage applied. The results of the Life Tests are used to calculate reliability Failure In Time (FIT) rate data. FIT rates are especially useful to customers because the data shows the capacitor product type reliability at the voltage and temperature being applied by the customer. The FIT rate data can be converted into other reliability units such as MTBF by using conversion factors.
- 85/85. Capacitors are subjected to 168 hours at 85°C/ 85%RH.
- Bend Tests. Capacitors are mounted on Syfer Test PCBs and subjected to bend tests to evaluate the mechanical performance of the components.

The released StackiCap™ range has passed all of the above testing and at the time of release of this document has amassed over 2000000 hours of reliability test time. Further testing is ongoing to ensure the highest levels of quality and reliability, please refer to the Syfer website for updated versions of this document and the latest range and quality information.

High Reliability testing is also ongoing with a full AEC-Q200 Rev D qualification under way for 1812 and 2220 case sizes details of the test program are below, additional rel qualification testing can be considered on request.

Test ref.	Test	Reference	Sample Acceptance			Additional requirement
			P	n	C	
P1	AEC-Q200 test 3. High Temp Storage	MIL-STD-202 method 108	12	77	0	Unpowered 1000 hours @ 150°C.
P2	AEC-Q200 test 4. Temperature cycling	JESD22 method JA-104	12	77	0	1000 cycles (-55°C to 125°C)
P3	Moisture Resistance	MIL-STD-202 method 106	12	77	0	t = 24 hours/cycle. Unpowered.
P4	Biased Humidity	MIL-STD-202 method 103	12	77	0	1000 hrs 85°C/85%RH. 1.5 Vdc and Rated Voltage.
P5	Operational Life	MIL-STD-202 method 108	12	77	0	Rated Voltage @ 125°C.
P7	Mechanical shock	MIL-STD-202 method 213	12	30	0	Figure 1 of method 213 SMD: Condition F.
P8	Vibration	MIL-STD-202 method 204	12	30	0	5 g's for 20 min., 12 cycles each of 3 orientations. Test from 10-2000Hz.
P9	Resistance to Soldering Heat	MIL-STD-202 method 210	3	12	0	Condition B No pre-heat of samples.
P11	Adhesion, Rapid Temp Change & Climatic Sequence	BS EN 132100	12	27	0	5N force applied for 10s, -55°C/+125°C for 5 cycles, damp heat cycles
P12	Board flex	AEC-Q200-005	12	30	0	3 mm deflection Class I ; 2 mm deflection Class II ; 1 mm deflection X7R (A,F,J)
P14	Terminal strength	AEC-Q200-006 *CECC 32 101-801 group C3.1	12	30	0	Force of 1.8kg for 60 seconds. *Force 0.5kg for 10 seconds for 0603 case size
P15	Beam Load Test	AEC-Q200-003	12	30	0	-
P16	Damp Heat Steady State	BS EN 132100 4.14	12	45	0	56 days, 40°C/93%RH. 15x no volts, 15x5Vdc, 15xRv or 50v whichever is less

Range and Ordering Information

Comparison chart - StackiCap™ capacitors

Chip Size	Voltage	StackiCap™ range (nF)	Non- StackiCap™ range (nF)	Replaces Case Size
1812	200/250V	1000	680	2220
	500V	470	330	2220
	630V	330	180	2220
	1kV	180	100	2225 / 3640
	1.2kV	100	33	2225
	1.5kV	56	22	2225
2220	200/250V	2200	1000	3640
	500V	1000	560	3640
	630V	1000	330	5550
	1kV	470	120	8060
	1.2kV	220	82	5550
	1.5kV	150	47	5550
3640	2kV	100	27	8060
	200/250V	5600	3300	5550
	500V	2700	1000	8060
	630V	2200	680	8060
	1kV	1000	180	8060
	1.2kV	470	150	8060
	1.5kV	330	100	8060
	2kV	150	47	8060

Ordering information - StackiCap™ capacitors

1812	Y	500	0474	J	X	T	WS2
Chip size	Termination	Voltage	Capacitance in picofarads (pF)	Capacitance tolerance	Dielectric	Packaging	Suffix code
1812 2220 3640	Y = FlexiCap™ termination base with nickel barrier (100% matte tin plating). RoHS compliant. Lead free. H = FlexiCap™ Termination base with nickel barrier (Tin/lead plating with minimum 10% lead). Not RoHS compliant.	200/250 = 200/250V 500 = 500V 630 = 630V 1K0 = 1kV 1K2 = 1.2kV 1K5 = 1.5kV 2K0 = 2kV	First digit is 0. Second and third digits are significant figures of capacitance code in picofarads (pF). Fourth digit is number of zeros eg. 0474 = 470nF Values are E12 series	J = ±5% K = ±10% M = ±20%	X = X7R	T = 178mm (7") reel R = 330mm (13") reel B = Bulk pack - tubs or trays	WS2

Reeled quantities - StackiCap™ capacitors

	1812	2220	3640
178mm (7") Reel	500/1,000	500/1,000	-
330mm (13") Reel	2,000/4,000	2,000/4,000	500

Residual Capacitance Range VC1 Suffix

Introduction	2
Technical Information	2
Ranges and Ordering Information.....	4
Complementary Ranges	5

Introduction

MLCCs are split into 2 main groups, stable Class 2 which includes X7R, X5R and X8R dielectrics and ultra-stable Class 1 which includes C0G/NP0 dielectrics. Class 3 dielectrics types do exist but are rarely used. The common and useful factor of these dielectric types is that they have defined performance characteristics which enable the circuit designer to anticipate the performance under a given set of conditions.

EIA Code	Temperature Range	Capacitance Variation	ϵ_r	Tan δ	Class
C0G	-55°C to +125°C	30ppm/°C	10 – 100	<0.0015	1
X8R	-55°C to +150°C	±15%	~2000	<0.025	2
X7R	-55°C to +125°C	±15%	2000 – 4000	<0.025	2
X5R	-55°C to +85°C	±15%	2000 – 4000	<0.025	2
Y5V	-30°C to +85°C	+22% to -82%	~16000	<0.09	2
Z5U	+10°C to +85°C	+22% to -56%	~8000	<0.04	2

Red text indicate Syfer standard products

Generally speaking the more stable the dielectric the lower the available capacitance value, there is often a trade-off to be made with the most stable, lowest loss, zero ageing Class 1 materials only producing low capacitance values. In order to have parts with higher capacitance values Class 2 dielectrics are used, however these are less stable, as can be seen in the table above, and also have ageing effects and are more lossy.

Another property of Class 2 dielectrics that is rarely mentioned or defined is the Voltage Coefficient of Capacitance or VCC. This can often be very significant and have a serious impact on the performance of the circuit depending on the application requirements. Some dielectric materials and capacitor ranges are available which have improved VCC performance but these can be limited in their scope. Syfer's Residual Capacitance range aims to provide a broader range of options in this field.

Technical Information

Developments in materials and processing technology and increased understanding of capacitor design and failure modes over time has led to vast improvements in multilayer ceramic capacitor volumetric efficiency. For instance 10 years ago Syfer could offer an 1812 1kV 56nF, today that has increased to 180nF. An increase of 3 times seems, and is, significant but developments in BME and tape technology in low voltage components have far exceeded this statistic. The trade off is that, in some cases the actual capacitance remaining, the "residual capacitance" can be dramatically reduced by the conditions in which the capacitor operates.

VCC is related to the dielectric material and the voltage stress applied to said dielectric material. Increasing the dielectric strength of the material, by modification or improved quality, allows for a reduction in dielectric thickness which is where the large gains in volumetric efficiency are made. A halving of dielectric thickness can allow for a fourfold increase in available capacitance value as there can be twice the number of layers in a given thickness and they are half the distance apart, capacitance being proportional to total overlap area divided by plate separation.

This striving for reduction of dielectric thickness has resulted in a continuous worsening of VCC performance; it is not unheard of for capacitors to lose over 90% of their nominal capacitance value at rated voltage. Typically higher voltage components will perform worse than lower voltage due to relative processing safety margins. Despite this drawback these parts do deliver more capacitance and with many users derating from rated voltage the effect can be manageable. In some cases, where stability is more important, parts can be designed with this in mind as the VCC is fairly predictable.


There are dielectric designations which address this requirement for stability, the MIL standard BZ and BX or IECQ-CECC 2C1 and 2X1 classifications are 2 examples:

Classification	Temperature Range	Capacitance Variation with Rated DC
2C1/BZ	-55°C to +125°C	+20%/-30%
2X1/BX	-55°C to +125°C	+15%/-25%

These parts do provide excellent stability but this comes at a cost, the ranges are extremely restricted in their scope as a result of the effective derating required to hold the VCC to the required level, Syfer's offering extends to 200V 2225 case size and 120nF in the 2C1(BZ) type. See 2C1(BZ) and 2X1(BX) ranges at www.knowlescapacitors.com/syfer and at the end of this document.

There is a need to provide a balance between the headline capacitance values available in standard X7R and the the outright stability of MIL type dielectrics, there is also a requirement to offer improved voltage stability in larger case sizes and higher voltages, Syfer have evaluated the characteristics of our dielectric materials and fixed designs to provide reliable and consistent performance.

The Syfer residual capacitance range MLCCs are intended to provide a more stable capacitance value with voltage. They are designed so that, at room temperature, the capacitance should not drop below 50% of the 1Vrms 1kHz value all the way up to full rated DC voltage. The parts can be operated continuously at full rated voltage but if derated will maintain a larger percentage of their original capacitance value, if operated at 80% of rated voltage the capacitance drop will be approximately 40%. See graph below for capacitance variation with voltage:



Ranges and Ordering Information

This defined range is available and can be ordered by appending the suffix code VC1 to the standard Syfer part number within the range below. Syfer also has the data to provide bespoke parts with defined VCC behaviour. We have previously manufactured parts with defined characteristics up to 10kV DC. For additional queries and requirements please contact our Sales Department on:

+44 1603 723310 or by Email at SyferSales@knowles.com

Residual Capacitance Range VC1 Suffix							
Voltage	0805	1206	1210	1812	2220	2225	3640
250	12nF	39nF	82nF	220nF	680nF	1uF	1.8uF
500	2.2nF	6.8nF	15nF	56nF	150nF	220nF	560nF
630	1.5nF	4.7nF	8.2nF	39nF	100nF	120nF	470nF
1000	390pF	1.5nF	2.7nF	15nF	39nF	56nF	180nF
1200	-	1nF	2.2nF	10nF	27nF	39nF	120nF
1500	-	560pF	1.2nF	5.6nF	15nF	22nF	68nF
2000	-	270pF	560pF	3.3nF	10nF	12nF	39nF
2500	-	-	-	1.8nF	5.6nF	8.2nF	22nF
3000	-	-	-	-	3.9nF	5.6nF	12nF

Ordering Information Example:

Case Size	Termination	Voltage	Capacitance	Tolerance	Dielectric	Packaging	Suffix
1206	Y	1K0	0152	K	X	T	VC1

Part number: 1206Y1K00152KXTVC1 – Red characters are fixed.

Complementary Ranges

2C1 (BZ)								
Voltage	0603	0805	1206	1210	1808	1812	2220	2225
50	5.6nF	33nF	120nF	220nF	220nF	470nF	1.2µF*	1.5µF
100	1.5nF	12nF	39nF*	82nF*	100nF*	180nF	470nF*	560nF*
200	-	2.7nF	8.2nF	22nF*	22nF*	56nF*	82nF*	120nF

*Indicates that some values are not RoHS compliant, see www.knowlescapacitors.com/syfer for details

2X1 (BX)								
Voltage	0603	0805	1206	1210	1808	1812	2220	2225
50	4.7nF*	22nF	68nF	150nF	180nF*	390nF	820nF	1.0µF
100	1.2nF*	8.2nF	22nF	68nF*	68nF*	150nF*	330nF*	470nF*
200	-	1.5nF	5.6nF*	18nF*	18nF*	47nF*	82nF*	100nF*

*Indicates that some values are not RoHS compliant, see www.knowlescapacitors.com/syfer for details

PSL Range with Termination

“The PSL range already provides a high quality component suitable for demanding applications such as power supplies, DC-DC converters and LED lighting. Thus with the addition of a termination material specifically designed to absorb greater levels of mechanical stress and the reduction of capacitor failures associated with mechanical cracking, the PSL range is enhanced”.

PSL range with FlexiCap™ Introduction	2
Queens Award for Innovation	3
Benefits of Using FlexiCap™	4
Customer Assembly Process Requirements	5
PSL with FlexiCap™ Test Summary	6
PSL range	7
Additional Information	9

PSL range with FlexiCap™ Introduction

Syfer Technology Ltd introduced FlexiCap™ in 1999 and became the first multilayer capacitor manufacturer to offer a flexible termination to customers. This type of termination has proven to be very successful as customers realize the benefits and also as demonstrated by other capacitor manufacturers subsequently introducing flexible terminations, some with very similar names to FlexiCap™.

The PSL range with FlexiCap™ refers to a flexible termination material that is applied over a sintered termination. The FlexiCap™ material is a silver loaded epoxy polymer that is applied using conventional termination techniques and then cured at 180°C. Following the curing process, components are processed through the same manufacturing, test and inspection stages when compared with a standard PSL component.





Fig 1. Capacitor Construction



Picture taken at 1000x magnification using a SEM showing a fracture section through a capacitor termination.

The picture demonstrates the fibrous nature of the FlexiCap™ termination that absorbs greater levels of mechanical stress when compared with standard sintered termination.

Queens Award for Innovation

The Queen's Awards for Enterprise are the UK's most prestigious awards for business performance. The Awards are presented in three categories: International Trade, Innovation and Sustainable Development

The Awards are made each year by The Queen, on the advice of the Prime Minister, who is assisted by an Advisory Committee that includes representatives of UK Government, industry and commerce, and the trade unions.

The Queens Award for Innovation recognizes companies that have demonstrated commercial success through innovative products or services.

Her Majesty The Queen conferred the Queens Award for Innovation upon Syfer Technology Ltd in 2008 for recognition of outstanding achievements in Innovation with respect to FlexiCap™.

Benefits of Using FlexiCap™

Sintered termination materials are fired onto the ceramic body of the component at approximately 800°C. The result is a very hard material that provides minimal protection to the ceramic body of the component with respect to mechanical strain when the component is situated on an assembly.

FlexiCap™ termination material is a silver loaded epoxy polymer that is flexible and absorbs some of the mechanical strain between the PCB and the ceramic component. Components terminated with FlexiCap™ withstand greater levels of mechanical strain when compared with sintered terminated components alone.

Types of mechanical strain where FlexiCap™ terminated capacitors offer enhanced protection include mechanical cracking (which is the largest cause for ceramic component failure) and also in applications where rapid temperature changes can occur. The PSL range is manufactured to exacting standards using our unique screen printing process. This provides a high quality component suitable for demanding applications and is suitable for extreme environments

Mechanical Cracking

Due to its brittle nature, multilayer ceramic capacitors are more prone to excesses of mechanical stress than other components used in surface mounting. One of the most common causes of capacitor failures is directly attributable to bending of the printed circuit board (PCB) after solder attachment. Excessive bending will create mechanical crack(s) within the ceramic capacitor. Mechanical cracks, depending upon severity, may not cause capacitor failure during the final assembly test. Over time moisture penetration into the crack can cause a reduction in insulation resistance and eventual dielectric breakdown leading to capacitor failure in service.




Fig 1. Mechanical Crack

Example of a capacitor issued by a customer to Syfer for failure investigation:



Customer Assembly Process Requirements

Capacitors with FlexiCap™ termination should be handled, stored and transported in the same manner as capacitors with only sintered termination. The requirements for mounting and soldering capacitors with FlexiCap™ termination are the same as for capacitors with only sintered termination.

Components with FlexiCap™ are compatible with lead solder applications and lead-free solder applications with a maximum recommended reflow temperature of 270°C.

PSL with FlexiCap™ Moisture Sensitivity Level (MSL) = 1.

PSL with FlexiCap™ Test Summary

PSL with FlexiCap™ has been rigorously tested and approved/ qualified to the following test requirements:

- Syfer qualification and ongoing routine tests.
- AEC-Q200 qualification.


The key tests with respect to PSL with FlexiCap™ performance are as follows.

▪ **Bend Test (Board Flex).**

Method: Capacitor samples mounted onto a 100mm FR4 Test PCB and subjected to bend testing in accordance with IEC 60068-2-21. Environmental testing: Test U: Robustness of terminations and integral mounting devices or AEC-Q200-005.

(10mm maximum bend test equipment capability)

PSL performance with and without FlexiCap™



The bend test summary provides a comparison between component case sizes in the following groups:

- PSL X7R dielectric material without FlexiCap™ termination material.
- PSL X7R dielectric material with FlexiCap™ termination material.

The bend tests conducted confirm that with FlexiCap™ termination the PSL component withstands greater mechanical strain.

▪ **Temperature Cycling.**

Background on Temperature Cycling

Rapid temperature changes when components are mounted on a PCB can induce stress as a result of different material CTE (Coefficient of Thermal Expansion) rates. For example, a sintered terminated component will typically fail a temperature cycle test consisting of 1000 cycles (-55°C to 125°C). The difference in material (PCB, ceramic, solder) expansion rates can induce cracks within components that cause components to electrically fail.

The FlexiCap™ termination material absorbs some of the strain created during repeated rapid temperature changes and PSL components terminated with FlexiCap™ pass temperature cycle tests such as 1000 cycles (-55°C to 125°C). Reference JESD22-A104.

Customer Qualification

The FlexiCap™ termination material has been used by customers since 1999 and the qualifications conducted by customers have been successful. The reaction to FlexiCap™ termination has been extremely favourable and the demand for FlexiCap™ terminated capacitors continues to increase as customers realize the advantages provided.

FlexiCap™ terminated capacitors are supplied to many blue chip companies, O.E.M's, E.M.S's and international component distributors. Applications include telecoms, military, aerospace, automotive, industrial and power supplies.

PSL range

Minimum/maximum capacitance values - PSL capacitors

Rated Voltage	Chip Size				
	0805	1206	1210	1812	2220
50V/63V	220pF - 100nF	470pF - 470nF	1nF - 1μF	N/A	N/A
100V	220pF - 47nF	470pF - 150nF	1nF - 330nF	1nF - 680nF	1nF - 1.5μF
200V/250V	220pF - 27nF	470pF - 100nF	1nF - 180nF	1nF - 470nF	1nF - 1μF
500V	220pF - 10nF	470pF - 56nF	1nF - 100nF	1nF - 220nF	1nF - 560nF
630V	220pF - 5.6nF	470pF - 47nF	1nF - 68nF	1nF - 150nF	1nF - 330nF
1000V	220pF - 3.3nF	470pF - 10nF	1nF - 22nF	1nF - 68nF	1nF - 100nF
				1nF - 330nF	1nF - 120nF
2000V	N/A	470pF - 1nF	1nF - 4.7nF	1nF - 10nF	N/A
		470pF - 2.2nF			

Note: Other capacitance values may become available, please contact our Sales Office if you need values other than those shown in the above table. For dimensions and soldering information, please visit www.knowlescapacitors.com/syfer.

 = AECQ200

Ordering information - PSL capacitors

1206	Y	1K0	0103	K	J	T
Chip size	Termination	Voltage	Capacitance in Pico farads (pF)	Capacitance tolerance	Dielectric	Packaging
0805	J = Nickel barrier with 100% matte tin plating. RoHS compliant. Y=FlexiCap™ termination base with nickel barrier (100% matte tin plating). RoHS compliant. Lead free.	050 = 50V	First digit is 0.	K = ±10% M = ±20%	J = X7R S = X7R AEC-Q200	T = 178mm
1206		063 = 63V	Second and third digits are significant figures of capacitance code.			(7") reel
1210		100 = 100V	The fourth digit is number of 0's following. Example: 0103 = 10000pF			R = 330mm
1812		200 = 200V				(13") reel
2220		250 = 250V				B = Bulk
		500 = 500V				pack - tubs
		630 = 630V				
			1K0 = 1kV			
	2K0 = 2kV					

Reeled quantities - PSL capacitors

Chip Size	0805	1206	1210	1812	2220
7" Reel	3,000	2,500	2,000	500/1,000*	500/1,000*
13" Reel	12,000	10,000	8,000	2,000/4,000*	2,000/4,000*

* Reel quantity depends on chip thickness. Please contact our sales office.

For quotations please contact Syfer Sales Department SyferSales@knowles.com

Additional Information

Syfer has generated a comprehensive range of application notes (available at www.knowlescapacitors.com/syfer/en/gn/technical-info/application-notes) to provide additional information to customers.

Application notes that provide additional information with respect to FlexiCap™ :

APPLICATION NOTE	CONTENTS
AN0001	FlexiCap™ Termination
AN0002 Bend Testing	Test methods for Capacitor bend testing, and the shape of typical cracks
AN0005 Mechanical Cracking	Potential causes of mechanical cracking, corrective actions and depanelisation methods
AN0006 Dielectric Ageing	Capacitor dielectric ageing
AN0009 AEC-Q200 Stress Test Qualification	Provides information on tests performed by Syfer in accordance with the AEC-Q200 specification
AN0010 Lead-free soldering and bend test performance	The effects of Lead-free soldering on bend testing through solder choice
AN0019 Tin Whiskers	Tin Whiskers mitigation and surface mount chip capacitors
AN0021 Tandem Capacitors	Tandem capacitors terminated with FlexiCap™ provide an ultra-robust and reliable component.
AN0022 Open Mode Capacitors	Open mode capacitors terminated with FlexiCap™ provide a robust component that fail in an open circuit mode.
AN0024 Moisture Sensitivity Level Classification for Syfer products	MSL classification IPC / JEDEC J-STD-020D for Syfer products.
AN0026 Outgassing test results for FlexiCap™ capacitors	Results for ECSS-Q-70-02A outgassing tests on FlexiCap™ capacitors.
AN0028 Soldering / Mounting Chip Capacitors, Radial Leaded Capacitors and EMI Filters	This gives guidance to engineers and board designers on mounting and soldering Syfer products.