



MOTOROLA

MC14025B

See Page 6-5

MC14025UB

See Page 6-14

MC14027B

DUAL J-K FLIP-FLOP

The MC14027B dual J-K flip-flop has independent J, K, Clock (C), Set (S) and Reset (R) inputs for each flip-flop. These devices may be used in control, register, or toggle functions.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Logic Swing Independent of Fanout
- Logic Edge-Clocked Flip-Flop Design —
Logic state is retained indefinitely with clock level either high or low; information is transferred to the output only on the positive-going edge of the clock pulse
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4027B

MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient), per Pin	±10	mA
P _D	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature (8-Second Soldering)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur

†Temperature Derating: Plastic "P" Package — 12mW/°C from 65°C to 85°C


Ceramic "L" Package — 12mW/°C from 100°C to 125°C

CMOS SSI
(LOW-POWER COMPLEMENTARY MOS)

DUAL J-K FLIP-FLOP



L SUFFIX
CERAMIC PACKAGE
CASE 620



P SUFFIX
PLASTIC PACKAGE
CASE 648

ORDERING INFORMATION

A Series: -55°C to +125°C
MC14XXXBAL (Ceramic Package Only)

C Series: -40°C to +85°C
MC14XXXBCP (Plastic Package)
MC14XXXBCL (Ceramic Package)

6

TRUTH TABLE

INPUTS						OUTPUTS*		
C†	J	K	S	R	O _n ‡	O _{n+1}	O _{n+1}	
/	1	X	0	0	0	1	0	
/	X	0	0	0	1	1	0	
/	0	X	0	0	0	0	1	
/	X	1	0	0	1	0	1	
/	1	1	0	0	Q ₀	Q̄ ₀	Q ₀	
/	X	X	0	0	X	O _n	O _n	
X	X	X	1	0	X	1	0	
X	X	X	0	1	X	0	1	
X	X	X	1	1	X	1	1	


X = Don't Care

‡ = Present State

† = Level Change

No Change

BLOCK DIAGRAM



V_{DD} = Pin 16
V_{SS} = Pin 8

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MC14027B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	T _{low} *		25°C			T _{high} *		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
		15	—	4.0	—	6.75	4.0	—	4.0	
	V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	
		15	11.0	—	11.0	8.25	—	11.0	—	
Output Drive Current (AL Device) (V _{OH} = 2.5 Vdc) Source (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	I _{OH}	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mA
		5.0	-0.64	—	-0.51	-0.88	—	-0.36	—	
		10	-1.6	—	-1.3	-2.25	—	-0.9	—	
		15	-4.2	—	-3.4	-8.8	—	-2.4	—	
	I _{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	mA
		10	1.6	—	1.3	2.25	—	0.9	—	
		15	4.2	—	3.4	8.8	—	2.4	—	
Output Drive Current (CL/CP Device) (V _{OH} = 2.5 Vdc) Source (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	I _{OH}	5.0	-2.5	—	-2.1	-4.2	—	-1.7	—	mA
		5.0	-0.52	—	-0.44	-0.88	—	-0.36	—	
		10	-1.3	—	-1.1	-2.25	—	-0.9	—	
		15	-3.6	—	-3.0	-8.8	—	-2.4	—	
	I _{OL}	5.0	0.52	—	0.44	0.88	—	0.36	—	mA
		10	1.3	—	1.1	2.25	—	0.9	—	
		15	3.6	—	3.0	8.8	—	2.4	—	
Input Current (AL Device)	I _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μA
Input Current (CL/CP Device)	I _{in}	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μA
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (AL Device) (Per Package)	I _{DD}	5.0	—	1.0	—	0.002	1.0	—	30	μA
		10	—	2.0	—	0.004	2.0	—	60	
		15	—	4.0	—	0.006	4.0	—	120	
Quiescent Current (CL/CP Device) (Per Package)	I _{DD}	5.0	—	4.0	—	0.002	4.0	—	30	μA
		10	—	8.0	—	0.004	8.0	—	60	
		15	—	16	—	0.006	16	—	120	
Total Supply Current**†	I _T	5.0	I _T = (0.80 μA/kHz) f + I _{DD} I _T = (1.60 μA/kHz) f + I _{DD} I _T = (2.40 μA/kHz) f + I _{DD}						μA	
(Dynamic plus Quiescent, Per Package)		10								
(C _L = 50 pF on all outputs, all buffers switching)		15								

*T_{low} = -55°C for AL Device, -40°C for CL/CP Device.

Thigh = +125°C for AL Device, +85°C for CL/CP Device.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


**The formulas given are for the typical characteristics only at 25°C

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts,
f in kHz is input frequency, and k = 0.002

PIN ASSIGNMENT



MC14027B

SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)


Characteristic	Symbol	V _{DD}	Min	Typ #	Max	Unit
Output Rise and Fall Time	t_{TLH}, t_{THL}	5.0 10 15	— — —	100 50 40	200 100 80	ns
$t_{TLH} \cdot t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$						
$t_{TLH} \cdot t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$						
$t_{TLH} \cdot t_{THL} = (0.55 \text{ ns/pF}) C_L + 12.5 \text{ ns}$						
Propagation Delay Times**	t_{PLH}, t_{PHL}	5.0 10 15	— — —	175 75 50	350 150 100	ns
Clock to Q, Q	t_{PLH}, t_{PHL}	5.0 10 15	— — —	175 75 50	350 150 100	
$t_{PLH} \cdot t_{PHL} = (1.7 \text{ ns/pF}) C_L + 90 \text{ ns}$						
$t_{PLH} \cdot t_{PHL} = (0.66 \text{ ns/pF}) C_L + 42 \text{ ns}$						
$t_{PLH} \cdot t_{PHL} = (0.5 \text{ ns/pF}) C_L + 25 \text{ ns}$						
Set to Q, Q	t_{PLH}, t_{PHL}	5.0 10 15	— — —	175 75 50	350 150 100	
$t_{PLH} \cdot t_{PHL} = (1.7 \text{ ns/pF}) C_L + 90 \text{ ns}$						
$t_{PLH} \cdot t_{PHL} = (0.66 \text{ ns/pF}) C_L + 42 \text{ ns}$						
$t_{PLH} \cdot t_{PHL} = (0.5 \text{ ns/pF}) C_L + 25 \text{ ns}$						
Reset to Q, Q	t_{PLH}, t_{PHL}	5.0 10 15	— — —	350 100 75	450 200 150	
$t_{PLH} \cdot t_{PHL} = (1.7 \text{ ns/pF}) C_L + 265 \text{ ns}$						
$t_{PLH} \cdot t_{PHL} = (0.66 \text{ ns/pF}) C_L + 67 \text{ ns}$						
$t_{PLH} \cdot t_{PHL} = (0.5 \text{ ns/pF}) C_L + 50 \text{ ns}$						
Setup Times	t_{SU}	5.0 10 15	140 50 35	70 25 17	— — —	ns
Hold Times	t_h	5.0 10 15	140 50 35	70 25 17	— — —	ns
Clock Pulse Width	t_{WH}, t_{WL}	5.0 10 15	330 110 75	165 55 38	— — —	ns
Clock Pulse Frequency	f_{cl}	5.0 10 15	— — —	3.0 9.0 13	1.5 4.5 6.5	MHz
Clock Pulse Rise and Fall Time	t_{TLH}, t_{THL}	5.0 10 15	— — —	— — —	15 5.0 4.0	μs
Removal Times	t_{rem}	5 10 15	90 45 35	10 5 3	— — —	ns
Set	t_{rem}	5 10 15	50 25 20	-30 -15 -10	— — —	
Reset	t_{rem}	5 10 15	50 25 20	-30 -15 -10	— — —	
Set and Reset Pulse Width	t_{WH}	5.0 10 15	250 100 70	125 50 35	— — —	ns

*The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance


MC14027B

**FIGURE 1 – DYNAMIC SIGNAL WAVEFORMS
(J, K, Clock, and Output)**



Inputs R and S low.
For the measurement of t_{WH} , t/f_{cl} , and t_D
the Inputs J and K are kept high.

**FIGURE 2 — DYNAMIC SIGNAL WAVEFORMS
(Set, Reset, Clock, and Output)**



**LOGIC DIAGRAM
(1/2 of Device Shown)**

