

RC288DPi and RC288DPL V.34 Data/V.17 Fax/Voice Modem Data Pumps

INTRODUCTION

The Rockwell RC288DPi and RC288DPL are V.34 modem data pump families that support data rates up to 28800 bps, fax operation up to 14400 bps, and voice coding/decoding. The following models are available:

Model	Data	Fax	Voice
RC288DPi-D/RC288DPL-D	28.8 kbps	None	No
RC288DPi/RC288DPL	28.8 kbps	14.4 kbps	No
RCV288DPi/RCV288DPL	28.8 kbps	14.4 kbps	Yes

As a data modem, the modem can operate in 2-wire, full-duplex, synchronous/asynchronous modes at rates up to 28800 bps. Using V.34 techniques to optimize modem configuration for line conditions, the modem can connect at the highest data rate that the channel can support from 28800 bps to 2400 bps with automatic fallback to V.Fast Class™ (V.FC™) or V.32 bis. Automode operation in V.32 bis is provided per EIA/TIA-PN2330.

Internal HDLC support eliminates the need for an external serial input/output (SIO) device in the DTE for products incorporating error correction and T.30 protocols.

Facsimile models support Group 3 facsimile send and receive speeds up to 14400 bps.

Voice models include a voice pass-through mode which allows the host to transmit and receive uncompressed audio signals. These models also include an Adaptive Differential Pulse Code Modulation (ADPCM) voice coder and decoder (codec). The codec compresses and decompresses voice signals to allow efficient digital storage of voice messages. The codec operates at 28.8k, 21.6k, or 14.4k bps (4-bit, 3-bit, or 2-bit quantization, respectively) with a default 7.2 kHz programmable sample rate. Optional coder silence detection/deletion and decoder silence interpolation are included to achieve greater compression rates.

The modem operates over the public switched telephone network (PSTN) through the appropriate line termination.

The RC288DPL offers lower power consumption and small footprint, low profile PQFP and TQFP packages meeting PCMCIA Type II envelope requirements for PCMCIA PC Cards and battery-powered portable applications such as notebook and subnotebook computers.

Additional information is provided in the RC288DPi Modem Designer's Guide (Order No. 1026).

V.Fast Class and V.FC are trademarks of Rockwell International.

FEATURES

- 2-wire full-duplex
 - V.34, V.FC, V.32 bis, V.32, V.22 bis,
 V.22, V.23, and V.21
 - Bell 212 and 103
- · 2-wire half-duplex
 - V.17, V.33, V.29, V.27 ter, V.26 bis,
 V.26 Alternative A, and V.21 channel 2
 - Bell 208
 - Short train option in V.17 and V.27 ter
- · Serial synchronous and asynchronous data
- · Parallel synchronous and asynchronous data
- · Parallel synchronous SDLC/HDLC support
- In-band secondary channel (V.FC and V.32 bis)
- · Automatic mode selection (AMS)
- Automatic rate adaption (ARA)
- · Digital near-end and far-end echo cancellation
- · Bulk delay for satellite transmission
- · Auto-dial and auto-answer
- TTL and CMOS compatible DTE interface
 - CCITT V.24 (EIA/TIA-232-E) (data/control)
 - Microprocessor bus (data/configuration/control)
- Dynamic range: -43 dBm to -9 dBm
- · Voice pass-through mode
- ADPCM voice mode (optional)
- · Adjustable speaker output to monitor received signal
- · DMA support interrupt lines
- Two 16-byte FIFO data buffers for burst data transfer
- · NRZI encoding/decoding
- 511 pattern generation/detection
- · Diagnostic capability
- V.8 signaling
- V.13 signaling
- V.54 inter-DCE signaling
- · V.54 local analog and remote digital loopback
- +5V operation
- Typical power consumption:

Modem	Normal Mode	Sleep Mode
RC288DPL	620 mW	9 mW
RC288DPi	980 mW	200 mW

- · Flexible packaging options
 - One 68-pin PLCC package, or
 - One 100-pin PQFP and one 80-pin PQFP, or
 - One 128-pin TQFP and one 100-pin TQFP

Data Sheet (Preliminary)

Order No. MD126 Rev. 2, October 24, 1994 (Supersedes earlier issues)

TECHNICAL DESCRIPTION

Configurations and Rates

The selectable modem configurations, signaling rates, and data rates are listed in Table 1.

Automatic Mode Selection

When automatic mode selection (AMS) is enabled, the modem configures itself to the highest compatible data rate supported by the remote modem (AUTO bit). Automode operation in V.32 bis, V.32 V.22 bis, V.22, V.21, V.23, Bell 212A, and Bell 103 modes is in accordance with EIA/TIA-PN2330.

NOTE: Bit names refer to data, control, and/or status bits in the modem interface memory (see Table 9).

Automatic Rate Adaption (ARA)

In V.34, V.FC, and V.32 bis modes, automatic rate adaption (ARA) can be enabled to select the highest data rate possible based on the measured eye quality monitor (EQM) (EARC bit). This selection occurs during handshake/retrain and rate renegotiation.

Tone Generation

The modem can generate single or dual voice-band tones from 0 Hz to 3600 Hz with a resolution of 0.15 Hz and an accuracy of \pm 0.01%. Tones over 3000 Hz are attenuated. DTMF tone generation allows the modem to operate as a programmable DTMF dialer.

Data Encoding

The data encoding conforms to CCITT recommendations V.34, V.32 bis, V.32, V.17, V.33, V.29, V.27 ter, V.26 bis, V.26 Alternative A, V.22 bis, V.22, V.23, or V.21, and is compatible with V.FC, Bell 208, 212A, or 103, depending on the configuration.

Transmitted Data Spectrum

The transmitter spectrum is shaped by raised cosine filter functions as follows:

Configuration	Raised Cosine Filter Function
V.34, V.FC, V.32 bis, V.32, V.17, V.33, V.29	Square root of 12.5%
V.27 ter, V.26, Bell 208	Square root of 50%
V.22 bis/V.22, Bell 212A	Square root of 75%

RTS - CTS Response Time

The response times of CTS relative to a corresponding transition of RTS are listed in Table 2.

Transmit Level

The transmitter output level is selectable from 0 dBm to -15 dBm in 1 dB steps and is accurate to ±0.5 dB when used with an external hybrid. The output level can also be fine tuned by changing a gain constant in modem DSP RAM. The maximum V.34/V.FC/V.32 bis/V.32 transmit level for acceptable receive performance should not exceed -9 dBm.

Note: In V.34 and V.FC modes, the transmit level may be automatically changed during the handshake. This automatic adjustment of the transmit level may be disabled via a parameter in DSP RAM.

Transmitter Timing

Transmitter timing is selectable between internal (±0.01%), external, or slave.

Scrambler/Descrambler

A self-synchronizing scrambler/descrambler is used in accordance with the selected configuration.

Answer Tone

The modem generates a 2100 Hz answer tone for 3.6 seconds at the beginning of the answer handshake when the NV25 bit is a zero (V.8, V.FC, V.32 bis, V.32, V.22 bis, V.22, V.23, and V.21). The answer tone has 180° phase reversals every 0.45 second to disable network echo cancellers (V.8, V.FC, V.32 bis, V.32).

Receive Level

The modem satisfies performance requirements for received line signal levels from -9 dBm to -43 dBm measured at the Receiver Analog (RXA) (TIP and RING) input (-15 dBm at RIN).

Note: A 6 dB pad is required between TIP and RING and the RIN input.

Receiver Timing

The timing recovery circuit can track a frequency error in the associated transmit timing source of $\pm 0.035\%$ (V.22 bis) or $\pm 0.01\%$ (other configurations).

Carrier Recovery

The carrier recovery circuit can track a ± 7 Hz frequency offset in the received carrier.

Clamping

Received Data (RXD) is clamped to a constant mark whenever the Received Line Signal Detector (~RLSD) is off. ~RLSD can be clamped off (RLSDE bit).

Echo Canceller

A data echo canceller with near-end and far-end echo cancellation is included for 2-wire full-duplex V.34/V.FC/V.32 bis/V.32 operation. The combined echo span of near and far cancellers can be up to 40 ms. The proportion allotted to each end is automatically determined by the modem. The delay between near-end and far-end echoes can be up to 1.2 seconds.

ADPCM Voice Mode

Transmit Voice. 16-bit compressed transmit voice can be sent to the modern ADPCM codec for decompression then to the digital-to-analog converter (DAC) by the host.

Receive Voice. 16-bit received voice samples from the modem analog-to-digital converter (ADC) can be sent to the ADPCM codec for compression, and then be read by the host.

Voice Pass-Through Mode

Transmit Voice. 16-bit transmit voice samples can be sent to the modem DAC from the host.

Receive Voice. 16-bit received voice samples from the modern ADC can be read by the host.

2

Table 1. Configurations, Signaling Rates, and Data Rates

		Carrier Frequency	Data Rate (bps)	Symbol Rate	Bits/Symbol -	Bits/Symbol -	Constellation
Configuration	Modulation	(Hz) ±0.01%	±0.01%	(Symbols/Sec.)	Data	TCM	Points
V.34 28800 TCM	TCM	Note 2	28800	Note 2	Note 2	Note 2	Note 2
V.34 26400 TCM	TCM	Note 2	26400	Note 2	Note 2	Note 2	Note 2
V.34 24000 TCM	TCM	Note 2	24000	Note 2	Note 2	Note 2	Note 2
V.34 21600 TCM	TCM	Note 2	21600	Note 2	Note 2	Note 2	Note 2
V.34 19200 TCM	TCM	Note 2	19 200	Note 2	Note 2	Note 2	Note 2
V.34 16800 TCM	TCM	Note 2	16800	Note 2	Note 2	Note 2	Note 2
V.34 14400 TCM	TCM	Note 2	14400	Note 2	Note 2	Note 2	Note 2
V.34 12000 TCM	TCM	Note 2	12000	Note 2	Note 2	Note 2	Note 2
V.34 9600 TCM	TCM	Note 2	96 00	Note 2	Note 2	Note 2	Note 2
V.34 7200 TCM	ТСМ	Note 2	7200	Note 2	Note 2	Note 2	Note 2
V.34 4800 TCM	тсм	Note 2	4800	Note 2	Note 2	Note 2	Note 2
V.34 2400 TCM	ТСМ	Note 2	2400	Note 2	Note 2	Note 2	Note 2
V.FC 28800 TCM	тсм	Note 2	28800	Note 2	Note 2	Note 2	Note 2
V.FC 26400 TCM	ТСМ	Note 2	26400	Note 2	Note 2	Note 2	Note 2
V.FC 24000 TCM	ТСМ	Note 2	24000	Note 2	Note 2	Note 2	Note 2
V.FC 21600 TCM	TCM	Note 2	21600	Note 2	Note 2	Note 2	Note 2
V.FC 19200 TCM	TCM	Note 2	19200	Note 2	Note 2	Note 2	Note 2
V.FC 16800 TCM	ТСМ	Note 2	16800	Note 2	Note 2	Note 2	Note 2
V.FC 14400 TCM	TCM	Note 2	14400	Note 2	Note 2	Note 2	Note 2
V.32 bis 14400 TCM	TCM	1800	14400	2400	6	1	128
V.32 bis 12000 TCM	ТСМ	1800	12000	2400	5	1	64
V.32 bis 9600 TCM	ТСМ	1800	96 00	2400	4	1	32
V.32 bis 7200 TCM	TCM	1800	7200	2400	3	1	16
V.32 bis 4800	QAM	1800	4800	2400	2	0	4
V.32 9600 TCM	TCM	1800	96 00	2400	4	1	32
V.32 9600	QAM	1800	96 00	24 00	4	0	16
V.32 4800	QAM	1800	4800	2400	2	0	4
V.26 bis 2400	DPSK	1800	2400	1200	2	0	4
V.26 bis 1200	DPSK	1800	1200	1200	1	0	4
V.26 A 2400	DPSK	1800	2400	1200	2	0	4
V.22 bis 2400	QAM	1200/2400	2400	6 00	4	0	16
V.22 bis 1200	DPSK	1200/2400	1200	6 00	2	0	4
V.22 1200	DPSK	1200/2400	1200	60 0	2	0	4
V.22 600	DPSK	1200/2400	600	600	1	0	4
V.23 1200/75	FSK	1700/420	1200/75	1200	1	0	
V.21	FSK	1080/1750	0-300	30 0	1	0	_
Bell 208 4800	DPSK	1800	4800	1 6 00	3	0	8
Bell 212A	DPSK	1200/2400	1200	600	2	0	4
Bell 103	FSK	1170/2125	0-300	30 0	1	0	-
V.23 1200/75	FSK	1700/420	1200/75	1200	1	0	_
V.21	FSK	1080/1750	0–30 0	3 00	1	C	-
V.17 14400 TCM/V.33 ³	TCM	1700 or 1800	14400	2400	6	1	128
V.17 12000 TCM/V.33	тсм	1700 or 1800	12000	2400	5		64
V.17 9600 TCM ³	тсм	1700 or 1800	9600	2400	يّ ا	;	32
V.17 9600 TCM ³	TCM	1700 or 1800	7200	2400 2400	3		16
					 	 	
V.29 9600 ³	QAM	1700	9600	2400	4	0	16
V.29 7200 ³	QAM	1700	7200	2400	3	0	8
V.29 4800 ³	QAM	1700	48 00	2400	2	0	4
V.27 4800 ³	DPSK	1800	4800	1 6 00	3	0	8
V.27 2400 ³	DPSK	1800	2400	1200	2	0	4
V.21 Channel 2 ³	FSK	1750	300	300	1	0	-
Tone Transmit	-		-	-	<u> </u>	<u>-</u>	ļ
TOTAL TRUSHING			_	-			-

1. Modulation legend: TCM. Treflis-Coded Modulation GAM Quadrature Amplitude Modulation PSK. Frequency Shift Keying DPSK: Differential Phase Shift Keying

2. Adaptive; established during handshake

	Carrier Frequency (Hz)							
Symbol Rate (Baud)	V.FC	V.34 Low Carrier	V.34 High Carrier					
2400	1800	1600	1800					
2800	1867	1 6 80	1867					
30 00	1875	1800	2000					
32 00	1920	1829	1920					
342 9	1 9 59	1959	1959					
Models with fax support only								

Data Formats

Serial Synchronous Data

Data rate: 28800, 26400, 24000, 21600, 19200, 16800,

14400, 12000, 9600, 7200, 4800, 2400,

1200, 600, or 300 bps ±0.01%.

Selectable clock: Internal, external, or slave.

Serial Asynchronous Data

Data rate: 28800, 26400, 24000, 21600, 19200, 16800,

14400, 12000, 9600, 7200, 4800, 2400, 1200

or 600 bps +1% (or +2.3%), -2.5%;

0-300 bps (V.21 and Bell 103);

1200/75 bps (V.23).

Bits per character: 7, 8, 9, 10, or 11.

Parallel Synchronous Data

Normal sync: 8-bit data for transmit and receive

Data rate: 28800, 26400, 24000, 21600, 19200, 16800,

14400, 12000, 9600, 7200, 4800, 2400,

1200, 600, or 300 bps ±0.01%.

SDLC/HDLC support:

Transmitter: Flag generation, 0 bit stuffing.

CCITT CRC-16 or CRC-32 generation.

Receiver: Flag detection, 0 bit deletion,

CCITT CRC-16 or CRC-32 checking.

Parallel Asynchronous Data

Data rate: 28800, 26400, 24000, 21600, 19200, 16800,

14400, 12000, 9600, 7200, 4800, 2400, 1200

or 600 bps +1% (or 2.3%), -2.5%;

1200, 300, or 75 bps (FSK).

Data bits per character: 5, 6, 7, or 8.

Parity generation/checking: Odd, even, or 9th data bit.

Async/Sync and Sync/Async Conversion

An asynchronous-to-synchronous converter is provided in the transmitter and a synchronous-to-asynchronous converter is provided in the receiver. The converters operate in both serial and parallel modes. The asynchronous character format is 1 start bit, 5 to 8 data bits, an optional parity bit, and 1 or 2 stop bits. Valid character size, including all bits, is 7, 8, 9, 10, or 11 bits per character. Two ranges of signaling rates are provided:

- Basic range: +1% to -2.5%
- Extended overspeed range: +2.3% to -2.5%

When the transmitter's converter is operating at the basic signaling rate, no more than one stop bit will be deleted per 8 consecutive characters. When operating at the extended rate, no more than one stop bit will be deleted per 4 consecutive characters. Break handling is performed as described in V.14.

Asynchronous characters are accepted on the TXD serial input and are issued on the RXD serial output.

V.54 Inter-DCE Signaling

The modem supports V.54 inter-DCE signaling procedures in synchronous and asynchronous configurations. Transmission and detection of the preparatory, acknowledgment, and termination phases as defined in V.54 are provided. Three control bits in the transmitter allow the host to send the appropriate bit patterns (V54T, V54A, and V54P bits). Three control bits in the receiver are used to enable one of three bit pattern detectors (V54TE, V54AE, and V54PE bits). A status bit indicates when the selected pattern detector has found the corresponding bit pattern (V54DT bit).

V.13 Remote RTS Signaling

The modem supports V.13 remote RTS signaling. Transmission and detection of signaling bit patterns in response to a change of state in the RTS bit or the ~RTS input signal are provided. The RRTSE bit enables V.13 signaling. The RTSDE bit enables detection of V.13 patterns. The RTSDT status bit indicates the state of the remote RTS signal. This feature may be used to clamp/unclamp the local ~RLSD and RXD signals in response to a change in the remote RTS signal in order to simulate controlled carrier operation in a constant carrier environment. The modem automatically clamps and unclamps ~RLSD.

Table 2. RTS-CTS Response Times

Table 2: 1710 010 110 polise 11mes							
	RTS-CTS	RTS-CTS Response ¹					
Configuration	Constant Carrier	Controlled Carrier	Turn-Off Sequence ³				
V.34, V.FC, V.32 bis, V.32	± 2 ms	N/A	N/A				
V.33/V.17 Long	N/A	1393 ms ²	15 ms ⁴				
V.33/V.17 Short	N/A	142 ms ²	15 ms ⁴				
V.29	N/A	253 ms ²	12 ms				
V.27 4800 Long	N/A	708 ms ²	7 ms ⁴				
V.27 4800 Short	N/A	50 ms ²	7 ms ⁴				
V.27 2400 Long	N/A	943 ms ²	10 ms ⁴				
V.27 2400 Short	N/A	67 ms ²	10 ms ⁴				
V.26	N/A	60 ms	10 ms				
V.22 bis, V.22, Bell 212A	± 2 ms	270 ms	N/A				
V.21	500 ms	500 ms	N/A				
V.23, Bell 103	210 ms	210 ms	N/A				

Notes:

- Times listed are CTS turn-on. The CTS OFF-to-ON response time is host programmable in DSP RAM. (Full-duplex modes only.)
- Add echo protector tone duration plus 20 ms when echo protector tone is used during turn-on.
- Turn-off sequence consists of transmission of remaining data and scrambled ones for controlled carner operation. CTS turn-off is less than 2 ms for all configurations.
- Plus 20 ms of no transmitted energy.
- 5. N/A = not applicable.

Auto-Dialing and Auto-Answering Control

The host can perform auto-dialing and auto-answering. These functions include DTMF or pulse dialing, ringing detection, and a comprehensive supervisory tone detection scheme. The major parameters are host programmable.

Supervisory Tone Detection

Three parallel tone detectors (A, B, and C) are provided for supervisory tone detection. The signal path to these detectors is separate from the main received signal path.

Each tone detector consists of two cascaded second order IIR biquad filters. The coefficients are host programmable. Each fourth order filter is followed by a level detector which has host programmable turn-on and turn-off thresholds allowing hysteresis. Tone detector C is preceded by a prefilter and squarer. This circuit is useful for detecting a tone with frequency equal to the difference between two tones that may be simultaneously present on the line. The squarer may be disabled by the SQDIS bit causing tone detector C to be an eighth order filter. The tone detectors are disabled in data mode.

The tone detection sample rate is 9600 Hz in V.8, V.34, and V.FC modes and is 7200 Hz in non-V.34/V.FC modes. The default call progress filter coefficients are based on a 7200 Hz sampling rate and apply to non-V.34/V.FC modes only. The maximum detection bandwidth is equal to one-half the sample rate.

Supervisory Tone Detectors, Default Characteristics

The default bandwidths and thresholds of the tone detectors are as follows:

Tone Detector	Bandwidth	Turn-On Threshold	Turn-Off Threshold
Α	245 - 650 Hz	-25 d Bm	-31 dBm
В	360 – 440 Hz	-25 dBm	-31 dBm
C Prefilter	0 – 500 Hz	N/A	N/A
С	50 – 110 Hz	•	•

^{*} Tone Detector C will detect a difference tone within its bandwidth when the two tones present are in the range –1 dBm to –26 dBm.

511 Pattern Generation/Detection

In a synchronous mode, a 511 pattern can be generated and detected (control bit S511). Use of this bit pattern during self-test eliminates the need for external test equipment.

In-Band Secondary Channel

A full-duplex in-band secondary channel is provided in V.FC (19200 bps and above) and V.32 bis/V.32 (7200 bps and above) modes. Control bit SECEN enables and disables the secondary channel operation. The secondary channel operates in parallel data mode with independent transmit and receive interrupts and data buffers. The main channel may operate in parallel or serial mode.

The secondary channel may also be used to perform rate changes in V.FC modes (control bit SRCEN).

In V.FC modes, the secondary channel data rate is a function of the symbol rate:

Symbol Rate	Secondary Channel Rate
3429 baud	214 bps
3200 baud	200 bps
3000 baud	187 bps
2800 baud	175 bps
2400 baud	150 bps

In V.32 bis/V.32 modes, the secondary channel rate is 150 bps. This rate is also host programmable in V.32 bis/V.32 modes.

Transmit and Receive FIFO Data Buffers

Two 16-byte first-in first-out (FIFO) data buffers allow the DTE/host to rapidly output up to 16 bytes of transmit data and input up to 16 bytes of accumulated received data. The receiver FIFO is always enabled. The transmitter FIFO is enabled by the FIFOEN control bit. TXHF and RXHF bits indicate the corresponding FIFO buffer half full (4 or more bytes loaded) status. TXFNF and RXFNE bits indicate the TX FIFO buffer not full and RX FIFO buffer not empty status, respectively. An interrupt mask register allows an interrupt request to be generated whenever the TXFNF, RXFNE, RXHF, or TXHF status bit changes state.

DMA Support Interrupt Request Lines

DMA support is available in synchronous, asynchronous, and HDLC parallel data modes. Control bit DMAE enables and disables DMA support. When DMA support is enabled, the modem ~RI and ~DSR lines are assigned to Transmitter Request (TXRQ) and Receiver Request (RXRQ) hardware output interrupt request lines, respectively. The TXRQ and RXRQ signals follow the assertion of the TDBE and RDBF interrupt bits thus allowing the DTE/host to respond immediately to the interrupt request without masking out status bits to determine the interrupt source.

NRZI Encoding/Decoding

NRZI data encoding/decoding may be selected in synchronous and HDLC modes instead of the default NRZ (control bit NRZIEN). In NRZ encoding, a 1 is represented by a high level and a 0 is represented by a low level. In NRZI encoding, a 1 is represented by no change in level and a 0 is represented by a change in level.

CCITT CRC-32 Support

CCITT CRC-32 generation/checking may be selected instead of the default CCITT CRC-16 in HDLC mode using DSP RAM access.

Caller ID Demodulation

Caller ID information can be demodulated in V.23 1200 receive configuration and presented to the host/DTE in serial (TXD) and parallel (RBUFFER) form.

Telephone Line Interface

Line Transformer Interface. V.34/V.FC/V.32 bis/V.32 places high requirements upon the Data Access Arrangement (DAA) to the telephone line. These modes use the same bandwidth for transmission of data in both directions. Any non-linear distortion generated by the DAA in the transmit direction cannot be canceled by the modem's echo canceller and interferes with data reception. The designer must, therefore, ensure that the total harmonic distortion seen at the RXA input to the modem be at least 45 dB below the minimum level of received signal. Due to the wider bandwidth requirement at a symbol rate of 3429 baud, the DAA must maintain linearity from 150 Hz to 3950 Hz.

Relay Control. Direct control of the off-hook and talk/data relays is provided. Internal relay drivers allow direct connection to the off-hook and talk/data relays. The talk/data relay output can optionally be used for pulse dial.

Speaker Interface

A SPKR output is provided with on/off and volume control logic incorporated in the modem, requiring only an external amplifier to drive a loudspeaker.

HARDWARE INTERFACE SIGNALS

A functional interconnect diagram showing the typical modern connection in a system is illustrated in Figure 1.

In Figure 1, any point that is active low is represented by a small circle at the signal point.

Edge triggered inputs are denoted by a small triangle (e.g., TDCLK). An active low signal is indicated by a tilde preceding the signal name (e.g., ~RESET).

A clock intended to activate logic on its rising edge (low-to-high transition) is called active low (e.g., ~RDCLK), while a clock intended to activate logic on its falling edge (high-to-low transition) is called active high (e.g., TDCLK). When a clock input is associated with a small circle, the input activates on a falling edge. If no circle is shown, the input activates on a rising edge.

The pin assignments for the modem packaged in a single 68-pin PLCC are shown in Figure 2 and are listed in Table 3.

The pin assignments for the modem packaged in a 100-pin PQFP and 80-pin PQFP are shown in Figure 3 and are listed in Table 4.

The pin assignments for the modem packaged in a 128-pin TQFP and a 100-pin TQFP are shown in Figure 4 and are listed in Table 5.

The modem hardware interface signals are described in Table 6.

The digital interface characteristics are defined in Table 7.

The analog interface characteristics are defined in Table 8.

The power requirements are defined in Table 9.

The absolute maximum ratings are defined in Table 10.




Figure 1. Modem Hardware Interface Signals

7




Figure 2. MDP Pin Signals - 68-Pin PLCC

Table 3. MDP Pin Signals - 68-Pin PLCC

Pin	Signal Label	I/O Type	Interface ³	Pin	Signal Label	I/O Type	Interface
1	NC		NC	3 5	RXD	OA	DTE Serial Interface
2	DSP_RESET	MI	MDP ~RES	36	VDD2	PWR	+5VD
3	IA_CLKIN	Mi	MDP. CLKIN	37	-CTS	OA	DTE Senal Interface
4	DSP_IRQ	M⊢	MDP. ~IRQ	38	-IRQ	MI	MDP DSP_IRQ
5	-RI/TXRQ	OA	DTE Senal/DMA Interface	39	-RES	Mt	MDP. DSP_RESET
6	RINGD	IA	LIU. RINGD	40	DGND3	GND	DGND
7	-RTS	IA	DTE Senal Interface	41	VDD3	PWR	+5VD
8	IRQ	OA	Host Parallel Interface	42	RXOUT		NC
9	D1	IA/OB	Host Parallel Interface	43	DGND4	GND	DGND
10	DGND1	GND	DGND	44	RMODE	MI	MDP: TMODE
11	VDD1	PWR	+5VD	45	TMODE	MI	MDP: RMODE
12	XTLI	1	Crystal/Clock Circuit	46	EYESYNC	OA	Eye Pattern Test Circuit
13	XTLO	0	Crystal/Clock Circuit	47	~EYECLK	OA	Eye Pattern Test Circuit
14	D0	IA/OB	Host Parallel Interface	48	EYEXY	OA	Eye Pattern Test Circuit
15	D2	IA/OB	Host Parallel Interface	49	TXDAT		NC
16	D3	IA/OB	Host Parallel Interface	50	TDCLK	OA	DTE Senal Interface
17	D5	IA/OB	Host Parallel Interface	51	-RLSD	OA	DTE Senal Interface
18	D7	IA/OB	Host Parallel Interface	52	~RDCLK	OA	DTE Senal Interface
19	DGND2	GND	DGND	53	GP0	MI	MDP: EYESYNC
20	RS0	IA	Host Parallel Interface	54	XTCLK	IA .	DTE Serial Interface
21	VAA	PWR	+5VA	5 5	DGND5	GND	DGND
22	AGND1	GND	AGND	5 6	VDD4	PWR	+5VD
23	RIN	I(DA)	Line Interface	57	TXD	IA	DTE Serial Interface
24	vc	M ¹	To GND through capacitors	58	~DSR/RXRQ	OA	DTE Senal/DMA Interface
2 5	VREF	MI	To VC through capacitors	59	-RESET	OA	Host Parallel Interface
26	TXA2	O(DD)	Line Interface	60	-READ	IA	Host Parallel Interface
27	TXA1	O(DD)	Line Interface	61	~WRITE	IA	Host Parallel Interface
28	-TALK (-RLYB)	OA	Line Interface	62	-CS	IA	Host Parallel Interface
29	SPKR	O(DF)	Speaker Circuit	6 3	RS4	IA	Host Parallel Interface
30	AGND2	GND	AGND	64	RS3	IA	Host Parallel Interface
31	~OHRC (~RLYA)	O D	Line Interface	65	RS2	1A	Host Parallel Interface
32	~POR	Mi	MDP ~RESE*	6 6	RS1	IA	Host Parallel Interface
3 3	CLKIN	M□	MDP IA_CLKOUT	67	D6	IA/OB	Host Parallel Interface
34	~DTR	IA	DTE Senal Interface	99	D4	IA/OB	Host Parallel Interface

1. VO types

Mi = Modem interconnect

IA, IB = Digital input

OA, OB = Digital output

I(DA) = Analog input

O(DD), O(DF) = Analog output

- 2 NC = No external connection allowed
- 3. Interface Legend

MDP = Modem Data Pump

DTE = Data Terminal Equipment




Figure 3a. MDP Pin Signals - 100-Pin PQFP (MD1)




Figure 3b. MDP Pin Signals - 80-Pin PQFP (MD2)

Table 4a. MDP Pin Signals - 100-Pin PQFP (MD1)

Pin	Signal Label	I/O Type	Interface ³	Pin	Signal Label	I/O Type	Interface
1	RS2	IA	Host Parallel Interface	51	NC		NC
2	RS3	IA	Host Parallel Interface	52	-DSR/RXRQ	OA	DTE Senal/DMA Interface
3	RS4	IA	Host Parallel Interface	53	ES3	MI	MD2: CSP
4	-cs	IA	Host Parallel interface	54	-RESET	OA	Host Parallel Interface
5	-WRITE	IA	Host Parallel Interface	55	NC		NC
6	-READ	IA	Host Parallel Interface	56	VDD1	PWR	+5VD
7	-CTS	OA	DTE Senal Interface	57	AD0	MI	MD2. D0
8	-DTR	IA	DTE Senal Interface	58	AD1	MI	MD2 ⁻ D1
9	TXD	IA	DTE Sena! Interface	59	AD2	MI	MD2. D2
10	TDCLK	OA	DTE Senal Interface	60	AD3	MI	MD2. D3
11	-RLSD	OA	DTE Serial Interface	61	AD4	MI	MD2. D4
12	TIRO2	MI	MD2 TIRO2	62	AD5	MI	MD2. D5
13	RXD	OA	DTE Senal Interface	63	AD6	MI	MD2: D6
14	-RDCLK	OA	DTE Senal Interface	64	AD7	MI	MD2: D7
15	NC		NC	65	AA0	Mi	MD2: RS0
16	GND1	GND	DGND	66	GND2	GND	DGND
17	RXOUT		MD2 SR3IN	67	AA1	M)	MD2 RS1
18	RMODE	MI	MD1, TMODE & MD2 SR1IO	68	AA2	Mi	MD2. RS2
19	TSTROBE	MI	MD2 IA1CLK	69	AA3	MI	MD2. RS3
20	TRESET	MI	MD2: SA1CLK	70	SLEEP!	Mi	MD1 SLEEPO
21	DGND1	GND	DGND	71	NC	1	NC
22	NC	1	NC	72	MD2-RESET	1	MD2. RESETP
23	TMODE	MI	MD1. RMODE & MD2 SR1IO	73	YCLK	MI	MD2. YCLK
24	TXDAT	MI	MD2 SR4OUT	74	XCLK	MI	MD2. XCLK
25	VAA1	PWR	+5VA	75	CLKOUT	MI	MD1: CLKIN
26	~TALK (~RLYB)	OA	Line Interface	76	MD2-IRQ	MI	MD2: IRQP
27	AGND1	GND	AGND	77	-RI/TXRQ	OA	DTE Serial/DMA Interface
28	TXA1	O(DD)	Line Interface	78	RINGD	IA.	Line interface
29	TXA2	O(DD)	Line Interface	79	~RTS	IA.	DTE Serial Interface
3 0	DGND2	GND	DGNO	80	GND3	GND	DGND
31	NC		NC	81	GND4	GND	DGND
32	NC		NC	82	IRQ	OA	Host Parallel Interface
3 3	NC		NC	83	WTP	MI	MD2 WTP
34	NC		NC	84	RDP	MI	MD2 RDP
35	VAA2	PWR	+5VA	85	NC		NC
36	SLEEPO	M:	MD1. SLEEP	86	VDD2	PWR	+5VD
37	AGND2	GND	AGND	87	XTLI	1	Crystal/Clock Circuit
38	RIN	I(DA)	Line Interface	88	XTLO	0	Crystal/Clock Circuit
39	VC	Mi	AGND through capacitors	89	D0	IA/OB	Host Parallel Interface
40	VREF	Mi	VC through capacitors	90	D1	IA/OB	Host Parallel Interface
41	NC		NC	91	D2	IA/OB	Host Parallel Interface
42	NC		NC	92	D3	IA/OB	Host Parallel Interface
43	DGND3	GND	DGND	93	D4	IA/OB	Host Parallel Interface
44	SPKR	O(DF)	Speaker Circut	94	D5	IA/OB	Host Parallel Interface
45	VAA3	PWR	+5VA	95	D6	IA/OB	Host Parallel Interface
46	-OHRC (-RLYA)	OD	Line interface	96	D7	IA/OB	Host Parallel interface
47	~POR	MI	MD1 ~RESET	97	GND5	GND	DGND
48	CLKIN	MI	MD1: CLKOUT	98	NC		NC
49	NC		NC	99	RS0	IA	Host Parallel Interface

1. VO types

Mi = Modern interconnect

IA, iB = Digital input

OA, OB = Digital output.

I(DA)] = Analog input.

O(DD), O(DF) = Analog output

2 NC = No external connection allowed

3. Interface Legend

MD1 or MD2 = Modem Data Pump 1 or Modem Data Pump 2 device

DTE = Data Terminal Equipment

Table 4b. MDP Pin Signals - 80-Pin PQFP (MD2)

Pin	Signal Label	I/O Type	interface ³	Pin	Signal Label	I/O Type	Interface
1	EYESYNC	OA	Eye Pattern Test Circuit	41	VDD4	PWR	+5VD
2	NC		NC	42	D1	M!	MD1. AD1
3	NC		NC	43	D0	MI	MD1: AD0
4	NC	1	NC	44	WRITEP	M≀	MD1: WTP
5	IA1CLK	Mi	MD1. TSTROBE	45	CSP	M:	MD1: ES3
6	~EYECLK	Mi	Eye Pattern Test Circuit	46	READP	Mi	MD1: RDP
7	SA1CLK	MI	MD1. TRESET	47	NC	1	NC
8	SR1IO	MI	MD1 TMODE	48	NC	i	NC
9	NC		NC	49	NC		NC
10	EYEXY	OA	Eye Pattern Test Circuit	50	DGND4	GND	DGND
11	DGND1	GND	DGND	51	NC	1	NC
12	GP17	Mi	Connect to DGND	52	VDD5	PWR	+5VD
13	GP16	MI	Connect to DGND	53	NC		NC
14	SR4OUT	Mi	MD1: TXDAT	54	NC		NC
15	TDCLK	IA.	DTE: Serial Interface	55	NC		NC
16	NC		NC	56	NC		NC
17	-RLSD	IA	DTE Serial Interface	57	NC	1	NC
18	-RDCLK	IA.	DTE Serial Interface	58	NC		NC
19	GP0	Mi	Connect to EYESYNC	59	NC	1	NC
20	XTCLK	IA	DTE Serial Interface	60	-CTS	Mi	DTE: Serial Interface
21	NC			61	NC		NC
2 2	TXD	IA	DTE Serial Interface	62	NC	Mi	NC
23	TIRO2	MI	MD1 TIRO2	63	IRQP	Mi	MD1: MD2-IRQ
24	RS4	M:	MD1 AA4	64	NC		NC
25	RS3	MI	MD1: AA3	65	NC		NC
26	RS2	Mi	MD1: AA2	66	NC	1	NC
27	RS1	M·	MD1 AA1	67	RESETP	MI	MD1: MD2-RESET
28	RS0	M ₁	MD1 AA0	68	XTALI	1 1	Connect to DGND
29	VDD1	PWR	+5VD	69	NC	1	NC
30	VDD2	PWR	+5VO	70	XCLK	MI	MD1: XCLK
31	DGND2	GND	DGND	71	YCLK	Mi	MD1: YCLK
32	DGND3	GND	DGND	72	DGND5	GND	DGND
3 3	D7	M:	MD1 AD7	73	DGND6	GND	DGND
34	D6	M:	MD1 AD6	74	VDD6	PWR	+5VD
3 5	D5	MI	MD1: AD5	75	VDD7	PWR	+5VD
36	D4	MI	MD1. AD4	76	GP18	MI	Connect to DGND
37	D3	M'	MD1 AD3	77	SR3IN	MI	MD1: RXOUT
38	D2	Mi	MD1 AD2	78	NC	1	NC
39	VDD3	PWR	+5VD	79	NC	1	NC
40	NC	1	NC	80	NC	1 1	NC

1. I/O types:

MI = Modern interconnect

IA, IB = Digital input

OA, OB = Digital output

- 2. NC = No external connection allowed
- 3. Interface Legend:

MD1 or MD2 = Modem Data Pump 1 or Modem Data Pump 2

DTE = Data Terminal Equipment




Figure 4a. MDP Pin Signals - 128-Pin TQFP (MD1)




Figure 4b. MDP Pin Signals - 100-Pin TQFP (MD2)

Table 5a. MDP Pin Signals - 128-Pin TQFP (MD1)

Pin	Signal Label	ИО Туре	interface ³	Pin	Signal Label	I/O Type	Interface
1	VDD1	PWR	+5VD	65	NC		NC
2	R\$0	IA	Host Parallel Interface	6 6	VAA2	PWR	+5VA
3	RS1	IA	Host Parallel interface	67	-OHRC (-RLYA)	OD	Line Interface
4	RS2	IA	Host Parallel Interface	68	-POR	Mi	MD1: -RESET
5	RS3	IA.	Host Parallel Interface	69	CLKIN	MI	MD1: CLKOUT
6	RS4	IA.	Host Parallel Interface	70	DGND4	GND	DGND
7	-CS	IA.	Host Parallel Interface	71	RXOUT		MD2: SR3IN
8	-WRITE		Host Parallel Interface	72	RMODE	M!	MD1: TMODE & MD2: SR1IO
9	-READ	IA .	Host Parallel Interface	73	AD0	Mi	MD2: D0
10	-CTS	OA	DTE Serial Interface	74	AD1	Mi	MD2: D1
11	-DTR	IA IA	DTE Serial Interface	75	AD2	MI	MD2: D2
12 13	TXD	IA OA	DTE Serial Interface	76	AD3	MI	MD2: D3
14	-ALSD	OA OA	DTE Serial Interface	77	AD4	MI	MD2: D4
15	TIRO2	MI	DTE Serial Interface MD2: TIRO2	78 79	AD5	MI	MD2: D5
16	RXD	OA OA	DTE Senal Interface	80	AD6 AD7	MI	MD2: D6
17	~RDCLK	OA OA	DTE Serial Interface	81	VDD4	PWR	MD2: D7 +5VD
18	A15	Mi	NC Senai Interface	82	GND2	GND	DGND
19	NC NC		NC	83	NC NC	GIND	NC NC
20	NC NC	1	NC	84	AAO	Mi	MD2 RS0
21	GND1	GND	DGND	85	AA1	MI	MD2: RS1
22	NC	 	NC	86	AA2	MI	MD2: RS2
23	NC	-	NC	87	AA3	MI	MD2: RS3
24	AA4	Mi	MD2 RS4	88	NC	1411	NC NC
25	-DSR/RXRQ	OA	DTE Senal/DMA Interface	89	SLEEPI	Mi	MD1: SLEEPO
26	ES3	Mi	MD2 CSP	90	NC	+	NC
27	-RESET	OA	Host Parallel Interface	91	MD2-RESET		MD2. RESETP
28	NC		NC	92	NC		NC
29	VDD2	PWR	+5VD	93	NC		NC
30	VDD3	PWR	+5VD	94	NC		NC
31	TSTROBE	MI	MD2 IA1CLK	95	YCLK	MI	MD2: YCLK
32	TRESET	MI .	MD2 SA1CLK	96	XCLK	M	MD2 ⁻ XCLK
3 3	DGND1	GND	DGND	97	CLKOUT	MI	MD1: CLKIN
34	TMODE	Mi	MD1: RMODE & MD2: SR1IO	98	MD2-JRQ	MI	MD2: IRQP
3 5	TXDAT	MI	MD2 SR4OUT	99	-RI/TXRQ	OA	DTE Senal/DMA Interface
36	VAA1	PWR	+5VA	100	RINGD	IA	Line interface
37	-TALK (-RLYB)	OA	Line Interface	101	-RTS	IA.	DTE Senal Interface
38	NC NC	 	NC NC	102	IRQ	OA	Host Parallel interface
39	NC NC		NC	103	IRQ	OA	Host Parallel Interface
40	NC NC		NC NC	104	NC CALCA	1	NC
41	NC AGND1	GND	AGND	105	GND3 VDD5	GND	DGND
43	NC	Give	NC NC	106 107	NC	PWR	+5VD
44	TXA1	O(DD)	Line Interface	107	WTP	Mi	NC MD2: WTP
45	TXA2	O(DD)	Line Interface	109	RDP	Mi	MD2: W1P
46	DGND2	GND	DGND	110	XYCNT	MI	NC
47	NC	 	NC	111	VDD6	PWR	+5VD
48	NC	 	NC	112	NC	1 ' ' ' '	NC NC
49	VAA2	PWR	+5VA	113	XTLI	 	Crystal/Clock Circuit
50	SLEEPO	MI	MD1:SLEEPI	114	XTLO	6	Crystal/Clock Circuit
51	AGND2	GND	AGND	115	NC	 	NC
52	RIN	I(DA)	Line Interface	116	NC	1	NC .
53	VC	Mi	AGND through capacitors	117	D0	IA/OB	Host Parallel Interface
54	NC		NC	118	D1	IA/OB	Host Parallel Interface
55	NC		NC	119	D2	IA/OB	Host Parallel Interface
56	VREF	MI	VC through capacitors	120	D3	IA/OB	Host Parallel Interface
57	DGND3	GND	DGND	121	D4	IA/OB	Host Parallel Interface
58	NC		NC	122	D5	IA/OB	Host Parallel Interlace
59	NC		NC	123	D6	IA/OB	Host Parallel Interface
					D7		

Table 5a. MDP Pin Signals - 128-Pin TQFP (MD1) (Cont'd)

Pin	Signal Label	I/O Type	Interface ³	Pin	Signal Label	I/O Type	Interface
61	SPKR	O(DF)	Speaker Circuit	125	NC		NC
62	NC		NC	126	GND4	GND	DGND
63	NC		NC	127	NC		NC
64	NC		NC	128	VDD7	PWR	+5VD

1. I/O types:

MI = Modern interconnect.

IA, IB = Digital input

OA, OB = Digital output

I(DA)] = Analog input.

O(DD), O(DF) = Analog output.

- 2. NC = No external connection allowed.
- 3. Interface Legend

MD1 or MD2 = Modern Data Pump 1 or Modern Data Pump 2 device.

DTE = Data Terminal Equipment

Table 5b. MDP Pin Signals - 100-Pin TQFP (MD2)

Pin	Signal Label	I/O Type	Interface ³	Pin	Signal Labe!	I/O Type	Interface
1	NC		NC	51	NC		NC
2	NC		NC	52	NC		NC
3	EYESYNC	OA	Eye Pattern Test Circuit	53	VDD4	PWR	+5VD
4	NC		NC	54	D1	MI	MD1: AD1
5	NC		NC	5 5	D0	MI	MD1: AD0
6	NC		NC	56	WRITEP	MI	MD1: WTP
7	IA1CLK	MI	MD1: TSTROBE	57	CSP	MI	MD1: ES3
8	-EYECLK	Mi	Eye Pattern Circuit	58	READP	MI	MD1: RDP
9	SA1CLK	MI	MD1: TRESET	59	NC		NC
10	SR1IO	Mi	MD1: TMODE	60	NC		NC
11	NC		NC	61	NC		NC
12	EYEXY	OA	Eye Pattern Circuit	62	DGND4	GND	DGND
13	DGND1	GND	DGND	63	NC		NC
14	NC		NC	64	VDD5	PWR	+5VD
15	GP16	MI	Connect to DGND	65	NC	+	NC
16	SR4OUT	MI	MD1: TXDAT	66	NC		NC
17	TDCLK	IA.	DTE: Serial Interface	67	NC		NC
18	NC		NC	68	NC		NC
19	-RLSD	IA	DTE: Serial Interface	69	NC	+	NC
20	-RDCLK	IA.	DTE: Serial Interface	70	NC		NC
21	GP0	MI	Connect to EYESYNC	71	NC		NC
22	XTCLK	IA.	DTE: Serial Interface	72	-CTS	Mi	DTE: Serial Interface
23	NC	"	NC	73	NC		NC
24	NC		NC	74	NC		NC
25	NC NC	-	NC	75	NC		NC
26	NC	+ -	NC	76	NC		NC
27	NC	+	NC	77	NC	- 	NC
28	NC		NC	78	NC	+	NC
29	TXD	IA	DTE: Serial Interface	79	VDD6	PWR	+5VD
30	TIRO2	MI	MD1 TIRO2	80	IRQP	M	MD1: MD2-IRQ
31	RS4	Mi	MD1: AA4	81	NC	1411	NC NC
32	RS3	MI	MD1: AA3	82	NC		NC
33	RS2	MI	MD1: AA2	83	NC		NC
34	RS1	MI	MD1: AA1	84	RESETP	MI	MD1: MD2-RESET
35	RSO	M	MD1, AA0	85	XTALI	1	Connect to DGND
36	VDD1	PWR	+5VD	86	NC	 '	NC NC
37	VDD2	PWR	+5VD	87	XCLK	MI.	MD1: XCLK
38	DGND2	GND	DGND	88	YCLK	Mi	MD1 YCLK
39	DGND3	GND	DGND	89	DGND5	GND	DGND
40	D7	MI	MD1 AD7	90	DGND6	GND	DGND
41	D6	Mi	MD1. AD6	91	VDD7	PWR	+5VD
42	D5	Mi Mi	MD1: AD5	92	VDD8	PWR	+5VD
43	D4	Mi Mi	MD1 AD4	93	GP18	MI	Connect to DGND
44	D3	Mi	MD1, AD3	94	SR3IN	M	MD1. RXOUT
45	D2	Mi Mi	MD1 AD2	95	NC	1 "	NC
46	VDD3	PWR	+5VD	96	NC NC	+	NC
47	NC	 	NC NC	97	NC	+ -	NC
48	NC	 	NC	98	NC NC	+	NC
49	NC NC		NC	99	NC	+	NC
50	NC NC	+	NC	100	NC	- 	NC NC
50	<u> </u>	1	110	100	140		NO

1. VO types

Mi = Modem interconnect

IA, IB = Digital input.

OA, OB = Digital output.

- 2. NC = No external connection allowed.
- 3. Interface Legend

MD1 or MD2 = Modem Data Pump 1 or Modem Data Pump 2.

DTE = Data Terminal Equipment

Table 6. MDP Signal Definitions

Label	VO Type	Signal/Definition
	1,,,-	OVERHEAD SIGNALS
XTLI, XTLO	1, 0	Crystal in and Crystal Out. Connect the MDP to an external crystal circuit consisting of a 40.32 MHz crystal, three capacitors, and an inductor.
-RESET	IA	Reset. ~RESET low holds the modem in the reset state. ~RESET going high releases the modem from the reset state and initiates normal operation using power turn-on (default) values. ~RESET must be held low for at least 3 µs. The modem is ready to use 400 ms after the low-to-high transition of ~RESET.
VDD	PWR	+ 5V Digital Supply. +5V± 5%.
VAA	PWR	+ 5V Analog Supply. +5V± 5%.
DGND	GND	Digital Ground. Connect to ground.
AGND	GND	Analog Ground. Connect to ground.
		MCU INTERFACE
		Address, data, control, and interrupt hardware interface signals allow modern connection to an 8086-compatible microprocessor bus. With the addition of external logic, the interface can be made compatible with a wide variety of other microprocessors such as the 6502, 8086 or 68000. The microprocessor interface allows a microprocessor to change modern configuration, read or write channel and diagnostic data, and supervise modern operation by writing control bits and reading status bits.
D0-D7	IA/OB	Data Lines. Eight bidirectional data lines (D0–D7) provide parallel transfer of data between the host and the modern. The most significant bit is D7. Data direction is controlled by the Read Enable and Write Enable signals.
RS0-RS4	IA	Register Select Lines. The five active high register select lines (RS0–RS4) address interface memory registers within the modern interface memory. These lines are typically connected to the five least significant lines (A0–A4) of the address bus.
		The modern decodes RS0 through RS4 to address one of 32 internal interface memory registers (00–1F). The most significant address bit is RS4, while the least significant address bit is RS0. The selected register can be read from or written into via the 8-bit parallel data bus (D0–D7). The most significant data bit is D7, while the least significant data bit is D0.
~CS	IA	Chip Select. ~CS selects the modem for microprocessor bus operation. ~CS is typically generated by decoding host address bus lines.
~READ	IA	Read Enable. During a read cycle (~READ asserted), data from the selected interface memory register is gated onto the data bus by means of three-state drivers in the modern. These drivers force the data lines high for a one bit, or low for a zero bit. When not being read, the three-state drivers assume their high-impedance (off) state.
~WRITE	IA	Write Enable. During a write cycle (~WRITE asserted), data from the data bus is copied into the selected modem interface memory register, with high and low bus levels representing one and zero bit states, respectively.
IRQ	OA	Interrupt Request. The modem IRQ output may be connected to the host processor interrupt request input in order to interrupt host program execution for immediate modem service. The IRQ output can be enabled in the modem interface memory to indicate immediate change of conditions. The use of IRQ is optional depending upon modem application. The IRQ output is driven by a TTL-compatible CMOS driver.
TXRQ	OA	Transmitter Request. When control bit DMAE in interface memory is set, this pin operates as the TXRQ output function rather than the ~RI function. TXRQ is a high active signal that follows the state of the TDBE bit. DMA operation is available in asynchronous, synchronous, and HDLC modes.
RXRQ	OA	Receiver Request. When control bit DMAE in interface memory is set, this pin operates as the RXRQ output function rather than the ~DSR function. RXRQ is a high active signal that follows the state of the RDBF bit. DMA operation is available in asynchronous, synchronous, and HDLC modes. (TPDM = 1.)

Table 6. MDP Signal Definitions (Cont'd)

Label	I/O Type	Signal Name/Description
ļ		DTE SERIAL INTERFACE
		Timing, data, control, and status signals provide a V.24-compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within a printed circuit board, stand-alone modem enclosures, or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA/TIA-232-E voltage levels.
TXD	IA	Transmitted Data. The modern obtains serial data to be transmitted from the local DTE on the Transmitted Data (TXD) input.
RXD	OA	Received Data. The modern presents received serial data to the local DTE on the Received Data (RXD) output.
-RTS	IA	Request to Send. Activating ~RTS causes the modern to transmit data on TXD when ~CTS becomes active. The ~RTS pin is logically ORed with the RTS bit.
-CTS	OA	Clear To Send. ~CTS active indicates to the local DTE that the modern will transmit any data present on TXD. CTS response times from an active condition of RTS are shown in Table 2.
-RLSD	OA	Received Line Signal Detector. ~RLSD active indicates to the local DTE that energy above the receive level threshold is present on the receiver input, and that the energy is not a training sequence.
		One of four ~RLSD receive level threshold options can be selected (RTH bits). A minimum hysteresis action of 2 dB exists between the actual off-to-on and on-to-off transition levels. The threshold level and hysteresis action are measured with a modulated signal applied to the Receiver Analog (RXA) input. Note that performance may be degraded when the received signal level is less than -43 dBm. The ~RLSD on and off thresholds are host programmable in DSP RAM.
-DTR	IA	Data Terminal Ready. In V.34, V.FC, V.32 bis, V.32, V.22 bis, V.22, or Bell 212A configuration, activating ~DTR initiates the handshake sequence, provided that the DATA bit is a 1. If in answer mode, the modem immediately sends answer tone.
		In V.21, V.23, or Bell 103 configuration, activating ~DTR causes the modem to enter the data state provided that the DATA bit is a 1. If in answer mode, the modem immediately sends answer tone. In these modes, if controlled carrier is enabled, carrier is controlled by RTS.
		During the data mode, deactivating ~DTR causes the transmitter and receiver to turn off and return to the idle state.
		The ~DTR input and the DTR control bit are logically ORed.
~DSR	OA	Data Set Ready. ~DSR ON indicates that the modem is in the data transfer state. ~DSR OFF indicates that the DTE is to disregard all signals appearing on the interchange circuits except Ring Indicator (~RI). ~DSR is OFF when the modem is in a test mode (i.e., local analog or remote digital loopback).
	_	The DSR status bit reflects the state of the ~DSR output.
~RI	OA	Ring Indicator. ~RI output follows the ringing signal present on the line with a low level (0 V) during the ON time, and a high level (+5 V) during the OFF time coincident with the ringing signal. The RI status bit reflects the state of the ~RI output.
TDCLK	OA	Transmit Data Clock. The modem outputs a synchronous Transmit Data Clock (TDCLK) for USRT timing. The TDCLK frequency is the data rate (±0.01%) with a duty cycle of 50±1%. The TDCLK source can be internal, external (input on XTCLK), or slave (to ~RDCLK) as selected by TXCLK bits in interface memory.
XTCLK	IA	External Transmit Clock. In synchronous communication, an external transmit data clock can be connected to the modern XTCLK input. The clock supplied at XTCLK must exhibit the same characteristics as TDCLK. The XTCLK input is then reflected at the TDCLK output.
~RDCLK	OA	Receive Data Clock. The modem outputs a synchronous Receive Data Clock (~RDCLK) for USRT timing. The ~RDCLK frequency is the data rate (±0.01%) with a duty cycle of 50±1%. The ~RDCLK low-to-high transitions coincide with the center of the received data bits.

Table 6. MDP Signal Definitions (Cont'd)

Label	VO Type	Signal Name/Description						
	<u> </u>	TELEPHONE LINE INTERFACE						
TXA1, TXA2	O(DF)	Transmit Analog 1 and 2. The TXA1 and TXA2 outputs are differential outputs 180 degrees out of phase with each other. Each output can drive a 300 Ω load.						
RIN	I(DA)	Receive Analog. RIN is a single-ended receive data input from the telephone line interface or an optional external hybrid circuit						
RINGD	IA	Ring Detect. The RINGD input is monitored for pulses in the range of 15 Hz to 68 Hz. The frequency detection range may be changed by the host in DSP RAM. The circuit driving RINGD should be a 4N35 optoisolator or equivalent. The circuit driving RINGD should not respond to momentary bursts of ringing less than 125 ms in duration, or less than 40 VRMS (15 Hz to 68 Hz) across TIP and RING. Detected ring signals are reflected on the ~RI output signal as well as the RI bit.						
~RLYA (~OHRC, CALLID)	OD	Relay A Control. The -RLYA open collector output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms (13.9 mA max. © 5.0V) and a must-operate voltage no greater than 4.0 VDC. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays)RLYA is controlled by host setting/resetting of the RA bit. In a typical application, -RLYA is connected to the normally open Off-Hook relay (-OHRC). In this case, -RLYA						
		active closes the relay to connect the modem to the telephone line. Alternatively, in a typical application, ~RLYA is connected to the normally open Caller ID relay (CALLID). When the modem detects a Calling Number Delivery (CND) message, the ~RLYA output is asserted to close the CALLID relay in order to AC couple the CND information to the modem RIN input (without closing the off-hook relay and allowing loop current flow which would indicate an off-hook condition).						
~RLYB (~TALK)	OD	Relay B Control. The ~RLYB open collector output can directly drive a +5V reed relay coil with a minimum resistance of 360 ohms (13.9 mA max. © 5.0V) and a must-operate voltage no greater than 4.0 VDC. A clamp diode, such as a 1N4148, should be installed across the relay coil. An external transistor can be used to drive heavier loads (e.g., electro-mechanical relays). ~RLYB is controlled by host setting/resetting of the RB bit.						
		In a typical application, ~RLYB is connected to the normally closed Talk/Data relay (~TALK). In this case, ~RLYB active opens the relay to disconnect the handset from the telephone line.						
		DIAGNOSTIC SIGNALS						
		Three signals provide the timing and data necessary to create an oscilloscope quadrature eye pattern. The eye pattern is simply a display of the received baseband constellation. By observing this constellation, common line disturbances can usually be identified.						
EYEXY	OA	Serial Eye Pattern X/Y Output. EYEXY is a serial output containing two 15-bit diagnostic words (EYEX and EYEY) for display on the oscilloscope X axis (EYEX) and Y axis (EYEY). EYEX is the first word clocked out; EYEY follows. Each word has 8-bits of significance. Each 15-bit data word is shifted out most significant bit first with the seven most significant bits set to zero. EYEXY is clocked by the rising edge of ~EYECLK. This serial digital data must be converted to parallel digital form by a serial-to-parallel converter, and then to analog form by two digital-to-analog (D/A) converters						
~EYECLK	OA	Serial Eye Pattern Clock. ~EYECLK is a 288 kHz output clock for use by the serial-to-parallel converters. The low-to-high transitions of ~EYECLK, therefore, can be used as a receiver multiplexer clock.						
EYESYNC	OA	Serial Eye Pattern Strobe. EYESYNC is a strobe for loading the D/A converters.						
		SPEAKER INTERFACE						
SPKR	O(DF)	Speaker Analog Output. The SPKR output reflects the received analog input signal. The SPKR on/off and three levels of attenuation are controlled by bits in DSP RAM. When the speaker is turned off, the SPKR output is clamped to the voltage at the VC pin. The SPKR output can drive an impedance as low as 300 ohms. In a typical application, the SPKR output is an input to an external LM386 audio power amplifier.						

Table 6. MDP Signal Definitions (Cont'd)

Label	VO Type	Signal Name/Description
	RE	FERENCE SIGNALS AND MODEM INTERCONNECT - 68-PIN PLCC
VC	MI	Low Voltage Reference. Connect to analog ground through 10 μ F (polarized, + terminal to VC) and 0.1 μ F (ceramic) in parallel.
VREF	Mi	High Voltage Reference. Connect to VC through 10 μF (polarized, + terminal to VREF) and 0.1 μF (ceramic) in parallel.
~POR	MI	Power-On-Reset. Connect to ~RESET.
DSP_RESET	MI	DSP Reset. Connect to ~RES.
RES	MI	Reset. Connect to DSP_RESET.
DSP_IRQ	MI	DSP Interrupt Request. Connect to ~IRQ.
-IRQ	МІ	Interrupt Request. Connect to DSP_IRQ.
IA_CLKIN	MI	IA Clock. Connect to CLKIN.
CLKIN	MI	Clock. Connect to IA_CLKIN.
RMODE	MI	Receiver Mode. Connect to TMODE.
TMODE	МІ	Transmitter Mode. Connect to RMODE.
REFERE	NCE SIGNAL	S AND MODEM INTERCONNECT - 100-PIN/80-PIN PQFP AND 128-PIN/100-PIN TQFP
MD1: VC	Мі	Low Voltage Reference. Connect to analog ground through 10 μ F (polarized, + terminal to VC) and 0.1 μ F (ceramic) in parallel.
MD1: VREF	МІ	High Voltage Reference. Connect to VC through 10 μ F (polarized, + terminal to VREF) and 0.1 μ F (ceramic) in parallel.
MD1: ~POR	MI	Power-On-Reset. Connect to MD1: ~RESET.
MD1: MD2_RESET	MI	DSP Reset. Connect to MD2: RESETP.
MD1: MD2_IRQ	MI	Interrupt Request. Connect to MD2: ~IRQ.
MD1: CLKIN	МІ	IA Clock. Connect to MD1: CLKOUT.
MD1: SLEEP!	MI	Sleep. Connect to MD1: SLEEPO
MD1: AD0 - AD7	MI	Data Lines. Connect to MD2: D0 - D7, respectively.
MD1: AA0 - AA4	MI	Address Lines. Connect to MD2: RS0 - RS4, respectively.
MD1: XCLK	MI	X Clock. Connect to MD2: XCLK.
MD1: YCLK	MI	Y Clock. Connect to MD2: YCLK.
MD1: RDP	MI	Read. Connect to MD2: READP.
MD1: WTP	MI	Write, Connect to MD2: WRITEP.
MD1: ES3	МІ	Chip Select. Connect to MD2: CSP.
MD1: RMODE	Mi	Receiver Mode. Connect to MD2: SR1IO.
MD1: TMODE	MI	Transmitter Mode. Connect to MD2: SR1IO.
MD1: TXDAT	MI	Transmit Data. Connect to MD2: SR4OUT.
MD1: RXOUT	MI	Receive Data. Connect to MD2: SR3IN.
MD1: TIRO2	МІ	Transmitter Data. Connect to MD2: TIRO2.
MD1: TRESET	Мі	Transmitter Reset. Connect to MD2: SA1CLK.
MD1: TSTROBE	MI	Transmitter Strobe. Connect to MD2: IA1CLK.
MD2: GP0	MI	Eye Sync. Connect to MD2: EYESYNC.
MD2: XTALI	MI	Crystal. Connect to ground.
MD2: GP16-GP18	МІ	Not Used. Connect to ground.

Table 7. Digital Electrical Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input High Voltage	v _{iH}				Vdc	
Type IA and IB		2.0	-	v _{cc}		
`Type ID		0.8 V _{CC}	-	V _{CC}		
Input High Current	I _{IH}	-	-	40	μА	
input Low Voltage	V _{IL}	0.3		0.8	VDC	Note 2.
Input Low Current	اړل	-	-	40	μА	
Input Leakage Current	IN	-	-	±2.5	μADC	$V_{IN} = 0 \text{ to } +5V, V_{CC} = 5.25V$
Output High Voltage	V _{ОН}		_	1 -	VDC	
Type OA		3 .5	_	v _{cc}		I _{LOAD} = - 100 μA
Type OD						ILOAD = 0 mA
Output Low Voltage	V _{OL}				VDC	
Type OA		-	-	0.4		ILOAD = 1.6 mA
Туре ОВ		-	-	0.4		I _{LOAD} = 0.8 mA
Type OD		-	_	0.75		I _{LOAD} = 15 mA
Three-State (Off) Current	L _{TSI}			±10	μADC	V _{IN} = 0.4 to V _{CC} -1

Table 8. Analog Electrical Characteristics

Signal Name	Name Type Characteristic		Value
RIN	I (DA)	input impedance	> 70K Ω
	i	AC Output Voltage Range	1.1 VP-P
	1	Reference Voltage	+2.5 VDC
TXA1, TXA2	O (DD)	Minimum Load	300 Ω
		Maximum Capacitive Load	0 µF
	ļ	Output Impedance	10 Ω
	1	AC Output Voltage Range	2.2 VP-P
i		Reference Voltage	+2.5 VDC
	1	DC Offset Voltage	± 200 mV
SPKR	O (DF)	Minimum Load	300 Ω
	1	Maximum Capacitive Load	0.01 μF
	}	Output Impedance	10 Ω
		AC Output Voltage Range	2.2 VP-P
	1	Reference Voltage	+2.5 VDC
		DC Offset Voltage	± 20 mV

Table 9. Current and Power Requirements

		Current (ID)					
Mode	Typical © 25° (mA)	Maximum ② 0°C (mA)	Maximum ⊕ -40°C ¹ (mA)	Typical ② 25°C (mW)	Maximum @ 0°C (mW)	Maximum ⊕ -40°C ¹ (mW)	Notes
RC288DPL							
Normal mode	124	160	200	6 20	840	1050	
Sleep mode	1.80	2.34	2.88	9.0	12.3	15.1	
RC288DPi					1		
Normal mode	196	255	315	980	1340	1655	
Sleep mode	40	52	64	200	273	336	

- 1. Maximum power @ -40°C specified only for extended temperature range parts.
- 2. Test conditions: VCC = 5.0 VDC for typical values; VCC = 5.25 VDC for maximum values.
- 3. Input Ripple ≤ 0.1 Vpeak-peak

Table 10. Absolute Maximum Ratings

Parameter	Symbol	Limits	Units
Supply Voltage	V _{DD}	-0.5 to +7.0	V
Input Voltage	V _{IN}	-0.5 to (+5VD +0.5)	V
Operating Temperature Range	TA		•c
Commercial Extended		-0 to +70 -40 to +85	
Storage Temperature Range	TSTG	-55 to +125	°c
Analog Inputs	ViN	-0.3 to (+5VA + 0.3)	V
Voltage Applied to Outputs in High Impedance (Off) State	V _{HZ}	-0.5 to (+5VD + 0.5)	٧
DC Input Clamp Current	l lik	±20	mA
DC Output Clamp Current	l lok	±20	mA
Static Discharge Voltage (25°C)	V _{ESD}	±2500	V
Latch-up Current (25°C)	TRIG	±200	mA

SOFTWARE INTERFACE AND OPERATION

Modem functions are implemented in firmware executing in the MDP DSP.

INTERFACE MEMORY

The modem DSP communicates with the host processor by means of a dual-port, interface memory. The interface memory contains thirty-two 8-bit registers, labeled register 00 through 1F. Each register can be read from, or written into, by both the host and the DSP. The host communicates with the modem (DSP) interface memory via the microprocessor bus.

The host can control modem operation by writing control bits to DSP interface memory and writing parameter values to DSP RAM through the interface memory. The host can monitor modem operation by reading status bits from DSP interface memory and reading parameter values from DSP RAM through interface memory.

Interface Memory Signals

The interface memory signals (one or more bits) are identified in Figure 5 and defined in Table 11. Bits in the interface memory are referred to using the format Z:Q. The register number is specified by Z (00 through 1F) and the bit number by Q (0 through 7; Q = LSB).

Transmit and Receive FIFO Data Buffers

Two 16-byte first-in first-out (FIFO) data buffers allow the DTE/host to rapidly output up to 16 bytes of transmit data and input up to 16 bytes of accumulated receive data. The receiver FIFO is always enabled. The transmitter FIFO is enabled by the FIFOEN control bit. The TXHF and RXHF bits indicate the corresponding FIFO buffer half full (4 or more bytes loaded) status. The TXFNF and RXFNE bits indicate the TX FIFO buffer not full and RX FIFO buffer not empty status, respectively. An interrupt mask register allows an interrupt request to be generated whenever the TXFNF, RXFNE, RXHF, or TXHF status bit changes state.

OPERATION AND CONNECTION

Configuration Selection

To enter a mode, the host must do the following:

- Write the CONF code corresponding to the desired mode to the CONF register.
- 2. Set or reset any control bits to the state desired at the beginning of the selected mode.
- 3. Set the NEWC bit to initiate the new configuration.
- Depending on the selected configuration, set the DTR bit to start the handshake for full-duplex modes or set the RTS bit to start training for half-duplex modes.

Transmitter Operation

Once in Data Mode, the host must do the following to transmit data in parallel data mode.

- Ensure that the TPDM bit is set and the RTS bit is set.
- 2. Wait until the CTS bit is set and the TDBE bit is set.
- 3. Write the byte to transmit to TBUFFER.
- 4. Continue to load data in TBUFFER each time the TDBE bit is set until the data transfer is complete.

If DTR is cleared by the host, the modem terminates the connection and enters idle mode.

Receiver Operation

Once in Data Mode, the host must do the following to receive data in parallel data mode:

- Wait until the RLSD bit is set and the RDBF bit is set.
- 2. Read the data byte in RBUFFER.
- Once the receive process is activated, the modem enters acquisition mode. Received data may be read from RBUFFER when ever RDBF is set.

If DTR is cleared by the host, the modem terminates the connection and enters Idle mode.

	Bit										
Register	7	6	5	4	3	2	1	0			
1F	NSIA	NCIA		NSIE	NEWS	NCIE	_	NEWC			
1E	TDBIA	RDBIA	TDBIE	T	TOBE	RDBIE	_	RDBF			
1D	MEACC	_	MEMW	MEMCR	Memon	y Access Addre	ss High B-8 (M	EADDH)			
1C	1		Memory	Access Addres	s Low B7-B0 (N						
1B	EDET	DTDET	OTS	DTMFD		DTI	J FW				
1A	SFRES	RIEN	RION	DMAE		SCOBF	SCIBE	SECEN			
19			Memor	y Access Data	MSB BF-B8 (M	IEDAM)					
18			Memo	ory Access Data	LSB B7-B0 (M	IEDAL)					
17		S	econdary Trans				B)				
16			econdary Rece					2.2			
15	SLEEP	_	RDWK	HWRWK	AUTO	RREN	EXL3	EARC			
14			.•	ABC	ODE						
13		Tı	.VL			TH	TX	CLK			
12				Configurat	ion (CONF)						
11	BRKS	PAI	RSL	TXV	RXV	V23HDX	TEOF	TXP			
10		T	ransmit Data Bu	iffer (TBUFFEF	R)/Voice Transm			1			
0F	RLSD	FED	стѕ	DSR	RI	TM	RTSDT	V54DT			
0E	RTDET	BRKD	RREDT	V32BDT		SPI	EED				
0 D	P2DET	PNDET	S1DET	SCR1	U1DET/ ECTRN	SADET/ DETID	TXFNF	HKAB			
0C	AADET/ PROBED	ACDET/ MODEOK	CADET/ NEGDET	CCDET/ DET800	SDET	SNDET	RXFNE	RSEQ			
0 B	TONEA	TONEB	TONEC	ATV25	ATBEL	 	DISDET	EQMAT			
0A	PNSUC	FLAGDT	PE	FE	OE	CRCS/	FLAGS	SYNCE			
09	NV25	CC	DTMF	ORG	LL	DATA	RRTSE	DTR			
08	ASYN	TPDM	V21S	V54T -	V54A	V54P	RTRN	RTS			
07	RDLE	RDL	L2ACT	DDIS	L3ACT		'RA	MHLD			
06	RTDIS	EXOS	1	HDLC	PEN	STB	+	ECBITS			
05	ECFZ	ECSQ	FECSQ	TXSQ	CEQ	TTDIS	STOFF				
04	RB	EQT2	V32BS	FIFOEN	EQFZ	NRZIEN	TOD	STRN			
03	EPT	SEPT	SRCEN	RLSDE	ARC	SDIS	GTE	GTS			
02	TDE	SQDIS	S511		RTSDE	V54TE	V54AE	V54PE			
			DCDEN	CDEN	SDCEN	SCDE	COD				
01	VOL	UME	VPAUSE			TXHF	RXHF	RXP			
00	†		 	/BBHEEED\A/	VOLUME VPAUSE — TXHF RXHF RXP Receive Data Buffer (RBUFFER)/Voice Receive Data Buffer (VBUFR)						

Figure 5. Modem Interface Memory Map

Table 11. Interface Memory Bit Definitions

Mnemonic Location Default		Default	Name/Description						
AADET	0C:7	_	AA Detector. AADET indicates the AA sequence detection status. (V.32 bis, V.32)						
ABCODE	14:0-7	00	Abort Code. ABCODE contains a code indicating the point in the handshake where the handshake failure occurred as indicated by status bit HKAB. (V.8, V.34, V.FC, V.32 bis, V.32)						
ACDET	0C:6	-	AC Detector. ACDET indicates the AC sequence detection status. (V.32 bis, V.32)						
ARC	03:3	1	Automatic Rate Change Enable. Control bit ARC is used to inform the modern to automatically condition itself to transmit data at the highest common rate negotiated during the handshake. (See AUTO bit description.) (V.34, V.FC, V.32 bis, V.32)						
			In V.22 bis, control bit ARC is used to allow setting of the RTRN bit to cause the modem to send a rate change sequence rather than the normal retrain sequence. (See RTRN.)						
ASYN	08:7	0	Asynchronous/Synchronous. Control bit ASYN selects either asynchronous or synchronous mode. (V.34, V.FC, V.32 bis, V.32, V.22 bis, V.22, Bell 212A)						
ATBEL	0B:3	-	Bell Answer Tone Detector. ATBEL indicates the modern receiver 2225 Hz answer tone detection status. ATBEL is active only when the DATA bit is a 0 and the modern is in originate mode. (Bell 212A, Bell 103)						
ATV25	0B:4	-	V25 Answer Tone Detector. ATV25 indicates the modem receiver 2100 Hz answer tone detection status. ATV25 is only active when the DATA bit is a 0 and the modem is in originate mode. (V.8, V.FC, V.32 bis, V.32, V.22 bis, V.22, V.23, V.21)						
AUTO	15:3	0	Automatic Mode Change Enable. Control bit AUTO is used to enable the modem to automatically determine the communication standard supported by the remote modem and configure itself accordingly. The automode algorithm is based on the EIA/TIA PN-2330 specification. The possible operating modes are: V.8, V.34, V.FC, V.32 bis, V.32, V.22 bis, V.22, Bell 212A, Bell 103, V.23, and V.21.						
BRKD	0E:6	-	Break Detected. Status bit BRKD is used to indicate when the modem is receiving continuous space in asynchronous mode.						
BRKS	11:7	0	Break Sequence. Control bit BRKS is used to enable sending of continuous space or sending of parallel data from the TBUFFER in parallel asynchronous mode (see TPDM).						
CADET	0C:5	-	CA Detector. CADET indicates the CA sequence detection status. (V.32 bis, V.32)						
СС	09:6	0	Controlled Carrier. Control bit CC selects RTS controlled carrier or constant carrier operation. (V.22 bis, V.22, V.23, V.21, Bell 212A)						
CCDET	0C:4	-	CC Detector. CCDET indicates the CC sequence detection status. (V.32 bis, V.32)						
CDEN	02.4	0	Coder Enable. When control bit CDEN is set in receive voice mode (CONF bits = 80, 81, 83, 86, and RXV is set), the modem is in ADPCM receive mode and performs ADPCM coding. The coder output is placed into the Voice Receive Buffer (VBUFR).						
CEQ	05:3	1	Compromise Equalizer Enable. Control bit CEQ enables or disables insertion of the digital compromise equalizer into the transmit path.						
CODBITS	02:0-1	-	Coder No. of Bits. Defines the number of bits per sample (2, 3, or 4) used by the ADPCM coder. (ADPCM receive mode only.)						

Table 11. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default		Name/Description		
CONF	12:0-7	76	Modem Configuration. The CONF control bits select the modem configuration from the			
	ł		following codes:			
		1	Mode	Data Rate	CONF (Hex	
	ļ		V.8	Deta nate	AA	4)
			V.34 TCM	28800	cc	
			V.34 TCM	26400	CB	
		1	V.34 TCM	24000	CA	
]	V.34 TCM	21600	C9	
	1		V.34 TCM	19200	C8	
	1		V.34 TCM	16800	C7	
	ļ	ŀ	V.34 TCM	14400	C6	
	j		V.34 TCM	12000	C5	
		1	V.34 TCM	96 00	C4	
	İ	1	V.34 TCM V.34 TCM	7200 4800	C3 C2	
	<u> </u>	l	V.34 TCM	2400	C1	
	[V.34 Cleardown	_	CO	See Note 1.
			V.FC TCM	28800	4C	200 11010 1.
	ļ		V.FC TCM	26400	4B	
	Ì		V.FC TCM	24000	4A	
		}	V.FC TCM	21600	49	
			V.FC TCM	19200	48	
			V.FC TCM	16800	47	
		1	V.FC TCM	14400	46	
		l	V.FC Cleardown V.33 TCM		40	See Note 1.
		l	V.33 TCM V.33 TCM	14400 12000	31	
			V.33 TCM	96 00	32 34	
			V.33 TCM	720 0	38	
		1	V.32 bis TCM	14400	76	
		ł	V.32 bis TCM	12000	72	
			V.32 TCM	96 00	74	
			V.32	9 600	75	
			V.32 bis TCM	7200	78	
		•	V.32	48 00	71	
		ŀ	V.32 bis/V.32 Cleardown	_	70	See Note 1.
İ			V.17 TCM	14400	B1	
		j	V.17 TCM V.17 TCM	12000 9600	B 2	
			V.17 TCM	7200	B4 B8	
			V.29	9600	14	
			V.29	7200	12	
			V.29	4800	11	
			V.27 ter	4800	02	
			V.27 ter	2400	01	
			V.26 bis	2400	08	
			V.26 bis	1200	04	
			V.26 A	2400	0C	
			V.22 bis	2400	84	0 N
			V.22 bis V.22	1200	82 53	See Note 2.
			V.22 V.22	1200 60 0	52 51	
			V.21	0-3 00	A 0	
			V.21 Channel 2	300	AB	
			Bell 208	4800	23	
1			Bell 212A	1200	6 2	
-			Bell 103	0-300	60	
			V.23	1200 TX/75 RX	A 4	
ļ		i	V.23	75 TX/1200 RX	A 1	
			Transmit Single Tone	_	80	See Notes 3 and 4.
ŀ			Transmit Dual Tone	_	8 3	See Notes 3 and 4.
ļ			Dialing	-	81	See Note 4.
1			DTMF Receiver	_	8 6	See Note 4.

Table 11. Interface Memory Bit Definitions

Mnemonic	Location	Default	Name/Description
CRCS	0A:2	0	 NOTES: The modem can transmit a GSTN Cleardown sequence during a retrain (V.FC/V.32 bis/V.32) or a rate renegotiation (V.34/V.FC/V.32 bis/V.32). In V.32 bis/V.32, the remote modem will automatically detect the Cleardown sequence and both modems will drop carrier at the end of the retrain or rate renegotiation. In V.34/V.FC, the modern will indicate the Cleardown detection by writing a 96h in ABCODE. The host must terminate the connection by resetting DTR and setting NEWC. Configuration 82 allows for possible fall forward to 2400 bps. The modern transmits one or two tones depending upon the selected mode. The tone frequencies and levels are host programmable in DSP RAM. Voice mode can run concurrently; see TXV and RXV bits. CRC Sending. Status bit CRCS is used to indicate that the transmitter is sending or not
			sending the CRC (2 bytes) in HDLC synchronous parallel mode.
стѕ	0F:5	_	Clear To Send. Status bit CTS is used to indicate that the training sequence has been completed and any data present at TXD (serial mode) or in TBUFFER (parallel mode) will be transmitted. CTS response times from an RTS ON or OFF transition after the modern has completed a handshake are shown in Table 2. The CTS OFF-to-ON response time is programmable in DSP RAM.
DATA	09:2	1	Data. Control bit DATA is used to prevent the transmitter from entering and proceeding with the handshake (start-up) sequence and to ignore all V.24 interface signals.
DCDEN	02:5	0	Decoder Enable. When control bit DCDEN is set in transmit voice mode (CONF bits = 80, 81, 83, or 86, and TXV is set), the modem is in ADPCM transmit mode and performs ADPCM decoding on the contents of the Voice Transmit Buffer (VBUFT).
DDIS	07:4	0	Descrambler Disable. Control bit DDIS is used to disable or enable the receiver's descrambler. (V.26)
DECBITS	06:0-1	-	Decoder No. of Bits. DECBITS defines the number of bits per sample (2, 3, or 4) used by the ADPCM decoder. (ADPCM transmit mode only.)
DET800	0C:4	0	800 Hz Tone Detected. Status bit DET800 is used to indicate that the 800 Hz tone sent by the V.FC originating modern confirming the start of the V.FC handshake has been detected. (V.FC).
DETID	0D:2	0	Answer Tone Identification Sequence Detected. Status bit DETID is used to indicate that the answer tone identification sequence sent by the answering modern confirming the start of the V.FC handshake has been detected. (V.FC).
DISDET	0B:1	-	Disconnect Detect. Status bit DISDET is used to indicate that a line disconnection has occurred and the modern has synchronized on its own transmit signal. (V.34, V.FC, V.32 bis, V.32)
DMAE	1A:4	0	DMA Signals Enabled. Control bit DMAE is used to enable DMA by assigning the ~RI and ~DSR output signals to TXRQ (Transmitter Request) and RXRQ (Receiver Request), respectively. TXRQ is an active high signal that follows the assertion state of the TDBE bit and RXRQ is an active high signal that follows the assertion state of the RDBF bit. DMA is available in asynchronous, synchronous, and HDLC modes (TPDM = 1).
DSR	0F:4	-	Data Set Ready. Status bit DSR is used to indicate the modern is in the data transfer state. The DTE is to disregard all signals appearing on the interchange circuits except ~RI when DTR is OFF. DSR will switch to the OFF state when the modern is in a test mode.
DTDET	1B:6	-	Dual Tone Detected. When configured as a DTMF Receiver, the modem sets status bit DTDET when a signal is received that satisfies all DTMF criteria except on-time, off-time, and cycle-time. The encoded DTMFW Output Word (18:0-3) value is available when DTDET is set.
DTMF	09:5	1	DTMF Select. Control bit DTMF selects either DTMF or pulse dialing mode.
DTMFD	18:4	-	DTMF Signal Detected. When configured as a DTMF receiver, the modem sets status bit DTMFD when a DTMF signal has been detected that satisfies all specified DTMF detect criteria.
DTMFW	1B:0-3	-	DTMF Output Word. When the modem is configured as a DTMF receiver and status bit DTDET is set by the modem, the encoded DTMF output is written into DTMFW

Table 11. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
DTR	09:0	0	Data Terminal Ready. In modes V.8, V.34, V.FC, V.32 bis, V.32, V.22 bis, V.22, and Bell 212A, control bit DTR is used to initiate a handshake sequence in originate mode when the DATA bit is set, or to immediately send answer tone in answer mode.
			In modes V.21, V.23, and Bell 103, control bit DTR must be set for the modern to enter data state when DATA bit is set. If in answer mode, the transmitter will send answer tone. If controlled carrier is selected, the carrier is controlled by the ~RTS pin or RTS bit.
			During the data mode, setting DTR will cause the transmitter to turn off. The DTR bit parallels the operation of the hardware ~DTR control input. These inputs are ORed by the modem.
EARC	15:0	0	Extended Automatic Rate Change. Control bit EARC is used to enable automatic rate adaption in V.34/V.FC modes or automatic rate change in V.32 bis/V.32 modes during the handshake. (V.34, V.FC, V.32 bis, V.32).
ECFZ	05:7	0	Echo Canceller Freeze. Control bit ECFZ inhibits or enables updating of the echo canceller taps. (V.34, V.FC, V.32 bis, V.32) (Used for test only.)
ECSQ	05:6	0	Echo Canceller Squelch. Control bit ECSQ is used to force the echo canceller output to zero. (V.34, V.FC, V.32 bis, V.32)
ECTRN	0D:3	0	Training Detected. Status bit ECTRN is used to indicate that the V.FC training sequence has been detected. (V.FC).
EDET	1B:7	-	DTMF Early Detection. When configured as a DTMF receiver, the modern sets status bit EDET to indicate that the received signal is probably a DTMF signal.
EPT	03:7	0	Echo Protector Tone Enable. Control bit EPT is used to enable transmission of the echo protector tone prior to the transmission of the training sequence. (V.33, V.17, V.29, V.27 ter)
EQFZ	04:3	0	Equalizer Freeze. Control bit EQFZ inhibits or enables updating of the receiver's adaptive equalizer taps. (V.34, V.FC, V.32 bis, V.32, V.22 bis, V.22, Bell 212A) (Used for test only)
EQMAT	0 B:0	0	EQM Above Threshold. Status bit EQMAT is used to indicate that the measured EQM is above the threshold value programmed in DSP RAM.
EQT2	04:6	1	Equalizer T/2 Spacing Select. Control bit EQT2 selects the receiver's adaptive equalizer spacing to be either T/2 fractionally spaced or T spaced (T = 1 baud time). (V.34, V.FC, V.32 bis, V.32, V.22 bis, V.22, Bell 212A)
EXL3	15:1	0	External Loop 3 Selector. Control bit EXL3 selects either external or internal path during local analog test (loop 3). (See L3ACT.)
EXOS	06:6	0	Extended Overspeed. Control bit EXOS selects Extended or Normal Overspeed operation in asynchronous mode. (V.34, V.FC, V.32 bis, V.32, V.22 bis, V.22, Bell 212A)
FE	0A:4	0	Framing Error. Status bit FE is used to indicate that more than 1 in 8 (or 1 in 4 for extended overspeed) characters were received without a Stop bit in asynchronous mode, or an ABORT sequence was detected in HDLC synchronous parallel mode.
FECSQ	05:5	0	Far Echo Canceller Squelch. Control bit FECSQ is used to force the output of the far-end echo canceller to zero. (V.34, V.FC, V.32 bis, V.32)
FED	0F:6	_	Fast Energy Detector. Status bit FED is used to indicate energy in the passband above the selected receiver threshold has been detected (see RTH).
FIFOEN	04:4	0	FIFO Enable. Control bit FIFOEN is used to allow the host to write up to 16 bytes of data through TBUFFER, or voice samples through VBUFT, using the TDBE bit as a software interrupt or the TXRQ signal (DMAE = 1) as a DMA request. (TPDM = 1)
FLAGDT	0A:6	-	V.21 Channel 2 Flag Detected. Status bit FLAGDT is used to indicate that the V.21 Channel 2 Flag (7Eh) has been detected. (V.33, V.17, V.29, V.27 ter)
FLAGS	0A:1	0	Flag Sequence. Status bit FLAGS is used to indicate that the transmitter is sending the Flag sequence in HDLC mode, sending a constant mark in asynchronous parallel mode, or sending data.
GTE	03:1	0	Guard Tone Enable. Control bit GTE enables or disables transmission of guard tone by the answering modem as selected by the GTS bit. (V.22 bis, V.22)

Table 11. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
GTS	03:0	0	Guard Tone Select. Control bit GTS selects the 550 Hz or 1800 Hz guard tone. (V.22 bis, V.22)
HDLC	06:4	0	HDLC Select. Control bit HDLC is used to enable HDLC operation in synchronous parallel data mode.
НКАВ	0 D:0	-	Handshake Abort. When set status bit HKAB indicates that the V.FC or V.32 bis/V.32 handshake has failed. In this case, the modern writes an abort code into ABCODE indicating the nature of the failed handshake. The modern automatically clears the HKAB bit within a few seconds after setting the bit. This bit is not applicable in V.8 or V.34, however, the abort codes are updated in ABCODE and the host must set the NEWS mask for the ABCODE register if an interrupt request is desired (see ABCODE). (V.FC, V.32 bis, V.32)
HWRWK	15:4	1	Host Write Wake up. Control bit HWRWK is used to enable waking up of the modern from the sleep mode when the host writes to any register except 1D:0-7 (see SLEEP bit.)
L2ACT	07:5	0	Loop 2 Activate. Control bit L2ACT is used to cause the receiver's digital output to be connected to the transmitter's digital input (locally activated remote digital loopback) in accordance with V.54. (Not valid in FSK modes.)
L3ACT	07:3	0	Loop 3 Activate. Control bit L3ACT is used to cause the transmitter's analog output to be coupled internally to the receiver's analog input through an attenuator (local analog loopback) per V.54. The signal path for loop 3 can also be established externally to the modern (see EXL3).
LL	09:3	0	Leased Line. Control bit LL selects leased or switched line operation in V.22 bis or V.22 modes.
MEACC	1D:7	0	Memory Access Enable. Control bit MEACC is used to enable modern accessing of the RAM associated with the address in MEADDH and MEADDL. The MEMW bit controls read or write.
MEADDL	1C:0-7	00	Memory Access Address Low (7-0). MEADDL contains the lower 8 bits (bits 7-0) of the address used to access modern RAM via the memory access data LSB (18) and MSB (19) registers.
MEADDH	1D:0-3	0	Memory Access Address High (B-0). MEADDH contains the upper 8 bits (bits B-8) of the address used to access modern RAM via the memory access data LSB (18) and MSB (19) registers.
MEDAL	18:0-7	∞	Memory Data LSB. MEDAL is the least significant byte (bits 7-0) of the 16-bit data word used in reading or writing data locations in modern RAM.
MEDAM	19:0-7	∞	Memory Data MSB. MEDAM is the most significant byte (bits F-8) of the 16-bit data word used in reading or writing data locations in modern RAM.
MEMCR	1D:4	0	Memory Continuous Read. Control bit MEMCR is used to enable continuous DSP RAM read.
MEMW	1D:5	0	Memory Write. When MEMW is set and MEACC is set, the modern copies data from interface memory data registers MEDAL (18) and MEDAM (19) to the memory location addressed by MEADDL and MEADDH. When control bit MEMW is reset and MEACC is set, the DSP copies data from the location addressed by MEADDL and MEADDH to MEDAL (18) and MEDAM (19).
MHLD	07:0	0	Mark Hold. Control bit MHLD is used to enable the transmitter to either clamp the digital input data to a mark or to take the input from TXD or TBUFFER (see TPDM).
MODEOK	0C:6	0	Mode OK. Status bit MODEOK is used to indicate that the modem has configured itself based on the results of the V.FC negotiation and is ready to continue with training and rate negotiation. (V.FC).
NCIA	1F:6	-	NEWC Interrupt Active. Status bit NCIA is used to indicate that NEWC caused IRQ to be asserted when enabled by the NCIE bit. (See NEWC and NCIE.)
NCIE	1F:2	0	NEWC Interrupt Enable. Control bit NCIE enables or disables assertion of IRQ and setting of NCIA when NCIA is set by the modem. (See NEWC and NCIA.)
NEGDET	0C:5	0	Negotiation Frames Detected. Status bit NEGDET is used to indicate that negotiation frames sent during the V.FC handshake have been detected. (V.FC).

Table 11. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
NEWC	1F:0	0	New Configuration. Control bit NEWC must be set after the host changes the configuration mode code in the CONF bits or changes any of the following control bits: CEQ, CF17, DTMF, EQT2, GTE, GTS, L3ACT, LECEN, LL, ORG, RTH, RXV, SFRES, SLEEP, TLVL, TXV, V21S, V23HDX, or V32BS. This informs the modern to implement the new configuration. The DSP resets the NEWC bit when the configuration change is implemented.
NEWS	1F:3	-	New Status. Status bit NEWS is used to indicate one or more status bits located in registers 0A-0F, 01, 12, 14, 16-17, 1A, or 1B have changed state, or a DSP RAM read or write has been completed. The host may mask the effect of individual status bits upon NEWS by writing mask values to DSP RAM.
NRZIEN	04:2	0	NRZI Enable. Control bit NRZIEN is used to enable NRZI transmitter encoding and receiver decoding in synchronous and HDLC modes. When NRZIEN = 0, NRZ is used.
NSIA	1F:7	-	NEWS Interrupt Active. Status bit NSIA is used to indicate NEWS bit caused IRQ to be asserted when enabled by the NSIE bit. (See NEWS and NSIE.)
NSIE	1F:4	0	NEWS Interrupt Enable. Control bit NSIE enables or disables assertion of IRQ when NEWS is set by the modern. (See NEWS and NSIA.)
NV25	09:7	0	No V.25 Answer Tone. Control bit NV25 is used to disable transmission of the 2100 Hz CCITT answer tone when a handshake sequence is initiated. (V.FC, V.32 bis, V.32, V.22 bis, V.22, V.23, V.21)
OE	0A:3	0	Overrun Error. Status bit OE is used to indicate that the RBUFFER was loaded from the RXA input before the host read the old data from RBUFFER in asynchronous mode or HDLC synchronous parallel mode.
ORG	09:4	0	Originate. Control bit ORG selects either originate or answer mode.
отѕ	1B:5	-	DTMF On-Time Satisfied. When configured as a DTMF receiver, the modern sets status bit OTS after the on-time criteria is satisfied. This bit is reset by the modern after DTMFD is set or if the received signal fails to satisfy the DTMF off-time criteria.
P2DET	0D:7	0	P2 Sequence Detected. Status bit P2DET is used to indicate the receiver is detecting the P2 portion of the training sequence. (V.33, V.17, V.29, V.27 ter)
PARSL	11:5, 6	00	Parity Select. Control bits PARSL select the method (stuff, space, even, or odd parity) by which parity is generated and checked during the asynchronous parallel data mode (ASYN = 1).
PE	0A:5	0	Parity Error. Status bit PE is used to indicate that a character with bad parity was received in the asynchronous mode or bad CRC was detected in the HDLC synchronous parallel mode.
PEN	06:3	0	Parity Enable. Control bit PEN enables or disables parity in asynchronous mode. (V.34, V.FC, V.32 bis, V.32, V.22, V.22 bis, Bell 212A)
PNDET	0D:6	-	PN Sequence Detected. Status bit PNDET is used to indicate the receiver is detecting the PN portion of the training sequence. (V.33, V.17, V.29, V.27 ter)
PNSUC	0A:7	0	PN Success. Status bit PNSUC is used to indicate that the receiver has successfully trained at the end of the PN portion of the high speed training sequence. (V.33, V.17, V.29, V.27 ter)
PROBED	0C:7	0	Probing Complete. Status bit PROBED is used to indicate that V.FC probing is complete and the modern is analyzing the results. (V.FC).
RA	07:1	0	Relay A Activate. Control bit RA activates or turns off the -OHRC output.
RB	04:7	0	Relay B Activate. Control bit RB activates or turns off the ~TALK output.
RBUFFER	00:0-7	-	Receive Data Buffer. The host obtains channel data from the modem receiver in the parallel data mode by reading a data byte from the RBUFFER.
RDBF	1E:0	-	Receive Data Buffer Full. Status bit RDBF is used to signify that the receiver wrote valid data into RBUFFER. This condition can also cause IRQ to be asserted. (See RDBIE and RDBIA.)
RDBIA	1E:6	-	Receive Data Buffer Interrupt Active. When the receive data buffer interrupt is enabled (by RDBIE) and RBUFFER is written to by the modem (RDBF is set), the modem asserts IRQ and sets RDBIA to indicate that RDBF being set caused the interrupt. (See RDBF and RDBIE.)

Table 11. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
RDBIE	1E:2	0	Receive Data Buffer Interrupt Enable. Control bit RDBIE is used to enable the modem to assert IRQ and set the RDBIA bit when RDBF is set by the modem. (See RDBF and RDBIA.)
RDL	07:6	0	Remote Digital Loopback. Control bit RDL is used to cause the modem to initiate a V.22 bis request for the remote modem to go into digital loopback. (V.22 bis, Bell 212A/1200)
RDLE	07:7	1	Remote Digital Loopback Response Enable. Control bit RDLE is used to enable the modem to respond to another modem's remote digital loopback request, thus going into loopback. (V.22 bis)
RDWK	15:5	1	Ring Detect Wake up. Control bit RDWK is used to enable the modern to wake up from sleep mode when incoming ring signal is detected on the RINGD pin. (See SLEEP bit.)
RI	0F:3	-	Ring Indicator. Status bit RI is used to indicate a ringing signal is being detected. Ringing is detected if pulses are present on the RINGD input in the 15 Hz-68 Hz frequency range. The decision bounds are host programmable in DSP RAM.
RIEN	1A:6	0	RION Enable. When control bit is a 1, the RI output will reflect the RION bit. When a 0, the RI output follows the ringing signal on the RINGD input.
RION	1A:5	0	Ring Indicator On. Control bit RION determines the state of the ~RI output (1 = low; 0 = high) when bit RIEN is set and the DATA bit is reset.
RLSD	0F:7	-	Received Line Signal Detector. Status bit RLSD is used to indicate that the receiver has completed receiving the training sequence or has detected energy above threshold, and is receiving data
RLSDE	03:4	1	RLSD Enable. Control bit RLSDE is used to enable the ~RLSD pin to either reflect the RLSD bit state or to be clamped OFF regardless of the state of the RLSD bit.
RREDT	0E:5	-	Rate Renegotiation Detected. Status bit RREDT indicates rate renegotiation sequence detection status. (V.34, V.FC, V.32 bis, V.32)
RREN	15:2	0	Rate Renegotiation. Control bit RREN is used to initiate a rate negotiation sequence when the modern is in data mode. (V.34, V.FC, V.32 bis)
RRTSE	09:1	0	Remote RTS Signaling Enable. Control bit RRTSE is used to enable remote RTS signaling by sending either a pattern (idle pattern) produced by scrambling a binary 1 with the polynomial 1+x-3+x-7 (RTS OFF) or a pattern of 8 bits (turn-on pattern) produced by scrambling a binary 0 with the polynomial 1+x-3+x-7 (RTS ON) followed by the user data.
RSEQ	0 C:0	0	Rate Sequence Received. Status bit RSEQ is used to indicate the 16-bit rate sequence included in the start-up procedure has been received and the 16-bit rate sequence word is available in DSP RAM. (V.34, V.FC, V.32 bis, V.32)
RTDET	0E:7	-	Retrain Detector. RTDET indicates the training sequence detection status. This bit parallels the operation of the ACDET, AADET, or S1DET bit. (V.34, V.FC, V.32 bis, V.32, or V.22 bis).
RTDIS	06:7	0	Receiver Training Disable. Control bit RTDIS is used to prevent the receiver from recognizing a training sequence and entering the training state. (V.17, V.29, V.27 ter)
RTH	13:2,3	O	Receiver Threshold. The RTH control bits select the receiver energy detector threshold. RTH RLSD ON RLSD OFF 0 - 43 dBm - 48 dBm 1 - 33 dBm - 38 dBm 2 - 26 dBm - 31 dBm 3 - 16 dBm - 21 dBm
RTRN	08:1	0	Retrain. Control bit RTRN is used to initiate a retrain sequence. (V.34, V.FC, V.32 bis, V.32 or V.22 bis)

31

Table 11. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
RTS	08:0	0	Request to Send. Control bit RTS is used to enable the modern to transmit any data on TXD when CTS becomes active. The RTS bit parallels the operation of the ~RTS hardware control input. These inputs are ORed by the modern. (See CTS and DTR bits.)
			In V.22 bis, V.22, V.23, V.21, and Bell 103 constant carrier, and in V.34, V.FC, V.32 bis, and V.32 modes, RTS controls data transmission and DTR controls the carrier.
·			In V.22 bis and V.22 controlled carrier mode, RTS independently controls the carrier when DTR is ON.
			In V.21, V.23 and Bell 103 controlled carrier modes, RTS independently controls the carrier when DTR is ON. When RTS is turned ON, CTS is turned ON per Table 2.
RTSDE	02:3	0	Remote RTS Pattern Detector Enable. Control bit RTSDE enables or disables the remote RTS pattern detector in the receiver. (See RTSDT).
RTSDT	0F:1	_	Remote RTS Pattern Detected. Status bit RTSDT indicates the remote RTS signal is either ON or OFF. This status bit is valid only when RTSDE is set.
RXFNE	0C:1	-	Receiver FIFO Not Empty. Status bit RXFNE is used to indicate that the receiver FIFO contains one or more bytes of data. (TPDM = 1, FIFOEN = 1)
RXHF	01:1	0	Receiver FIFO Half Full. Status bit RXHF is used to indicate when there are 8 or more bytes in the receiver FIFO buffer.
RXP	01:0	0	Received Parity Bit. The RXP is used to indicate the received parity when parity is enabled and word size is set for 8 bits per character.
RXV	11:3	0	Receive Voice. Control bit RXV is used to enable the modern to provide voice samples in the Voice Receive Buffer (VBUFR). (Configuration codes 80, 81, and 83)
S1DET	0D:5	1-	S1 Detector. S1DET indicates the V.22 bis S1 sequence detection status. (V.22 bis)
S511	02:5	0	Send 511. Control bit S511 is used to instruct the modern to generate and transmit a 511 pattern in the current configuration. (Synchronous modes only.)
SADET	0D:2	-	Scrambled Alternating Sequence Detector. Status bit SADET is used to indicate that scrambled alternating data is being received during an automatic rate change sequence. (V.22 bis)
SCDE	02:2	0	Silence Coder Enable. When control bit SCDE is set and the ADPCM coder is enabled in ADPCM receive mode (see CDEN), the modem performs silence detection and deletion.
SCIBE	1A:1	-	Secondary Channel Input Buffer Empty. Status bit SCIBE is used to indicate that the secondary channel transmit buffer (SECTXB) is empty. (See SECEN.) (V.34, V.FC/V.32 bis/V.32)
SCOBF	1A:2	_	Secondary Channel Output Buffer Full. Status bit SCOBF is used to indicate that the secondary channel receive buffer (SECRXB) is full. (See SECEN.) (V.34, V.FC, V.32 bis, V.32)
SCR1	0D:4	_	Scrambled Ones Detector. SCR1 indicates the V.22 bis scrambled 1s detection status during handshake. (V.22 bis, V.22, Bell 212)
SDCEN	02:3	0	Silence Decoder Enable. When control bit SDCEN is set and the ADPCM decoder is enabled in ADPCM transmit mode (see DCDEN), the modem performs silence interpolation.
SDET	0C:3	-	S Detector. SDET indicates the S sequence detection status. (V.34, V.FC, V.32 bis, V.32)
SDIS	03:2	0	Scrambler Disable. Control bit SDIS disables or enables the transmitter scrambler circuit. (V.26)
SECEN	1A:0	0	Secondary Channel Enable. Control bit SECEN enables or disables the secondary channel. (V.FC at 19200 bps or above or V.32 bis/V.32 at 7200 bps or above.)
SECRXB	16:0-7	-	Secondary Receive Buffer. The host obtains secondary channel data or V.34 receive handshake status information from the modem receiver by reading a data byte from the SECRXB when bit SCOBF is set. (V.34, V.FC/V.32 bis, V.32)

Table 11. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
SECTXB	17:0-7	-	Secondary Transmit Buffer. The host conveys secondary channel output data to the transmitter by writing a data byte to the SECTXB or obtains V.34 transmit handshake status information when bit SCIBE is set. (V.34, V.FC/V.32 bis, V.32)
			In the transmit voice mode with the FIFO not enabled, SECTXB contains the low byte and VBUFT contains the high byte of the transmit voice sample. (See TXV and FIFOEN.) (Voice transmit mode).
SEPT	03:6	0	Short Echo Protector Tone. Control bit SEPT selects 30 ms or 185 ms echo protector tone. (V.33, V.17, V.29, V.27 ter)
SFRES	1A:7	0	Soft Reset. Control bit SFRES is used to enable power-on reset processing. Bit NEWC will automatically be reset to a 0 by the modern upon completion of the reset processing.
SLEEP	15:7	0	Sleep Mode. Control bit SLEEP is used to command the modem into sleep mode. If both RDWK and HWRWK are reset, only a power-on reset will bring the modem out of sleep mode.
SNDET	0C:2	-	S Negative Detector. SNDET indicates the ~S sequence detection status. (V.34, V.FC, V.32 bis, V.32)
SPEED	0E:0-3	-	Speed indication. In non-V.34 modes, the SPEED status bits indicate the receiver's and transmitter's data rate at the completion of a handshake. In V.34 asymmetric mode, the SPEED status bits indicate the transmitter's data rate and the CONF bits or Function 84 (in Section 4 in the designer's guide) bits indicate the receiver's data rate at the completion of a handshake.
SQDIS	02:6	0	Squarer Disable (Tone Detector C). Control bit SQDIS is used to disable the squarer in front of tone detector C thus cascading prefilter and filter C to create an 8th-order filter.
SRCEN	03:5	0	Secondary Rate Change Enable. Control bit SRCEN is used to initiate a rate change request over the secondary channel.
STB	06:2	0	Stop Bit Number. Control bit STB selects one or two stop bits in asynchronous mode. (V.34, V.FC, V.32 bis, V.32, V.22, V.22 bis, Beli 212A)
STOFF	05:1	0	Soft Turn Off. Control bit STOFF is used to enable the transmitter to send one of the following mark frequency turn-off tones at the end of a transmission.
			Configuration Frequency (Hz) Duration (ms)
			V.23/1200 900 7
			V.21 Originate 880 30
	:		V.21 Answer 1550 30
	[Bell 103 Originate 1370 30 Bell 103 Answer 2325 30
STRN	04:0	0	Short Train Select. Control bit STRN selects long or short training mode. (V.17, V.27 ter)
SYNCD	0A:0	0	Sync Pattern Detected. Status bit SYNCD is used to indicate that HDLC flags (7E pattern) are being detected in HDLC synchronous parallel mode.
TBUFFER	10:0–7	00	Transmit Data Buffer. The host conveys output data to the transmitter in the parallel mode by writing a data byte to the TBUFFER. Parallel data mode is available in both synchronous and asynchronous modes. The data is transmitted bit 0 first.
TDE	02:7	1	Tone Detectors Enable. Control bit TDE enables or disables tone detectors A, B, and C.
TDBE	1E:3	1-	Transmit Data Buffer Empty. Status bit TDBE is used to signify that the transmitter has read
	12.5		TBUFFER and the host can write new data into TBUFFER. This condition can also cause IRQ to be asserted. The host writing to TBUFFER resets the TDBE and TDBIA bits.
TDBIA	1E:7	-	Transmit Data Buffer Interrupt Active. When the transmit data buffer interrupt is enabled (TDBIE is set) and register 10 is empty (TDBE is set), the modem asserts IRQ and sets status bit TDBIA to indicate that TDBE being set caused the interrupt. The host writing to register 10 resets the TDBIA bit and clears the interrupt request due to TDBE. (See TDBIE and TDBE.)
TDBIE	1E:5	0	Transmit Data Buffer Interrupt Enable. When control bit TDBIE is set (interrupt enabled), the modern will assert IRQ and set the TDBIA bit when TDBE is set by the modern. When TDBIE is reset (interrupt disabled), TDBE has no effect on IRQ or TDBIA. (See TDBE and TDBIA.)

Table 11. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Name/Description
TEOF	11:1	0	HDLC Transmit End of Frame. Control bit TEOF is used to inform the modern of the last data byte in the frame. (HDLC = 1, TPDM = 1, FIFOEN = 1)
TLVL	13:4–7	9	Transmit Level. The TLVL code selects the transmitter analog output level at the TXA pin. The output can vary from 0 ± 0.5 dBm (TLVL = 0) to -15 \pm 0.5 dBm (TLVL = F) in steps of 1 dB. The host can fine tune the transmit level within a 1 dB step by changing a value in DSP RAM.
ТМ	0F:2	-	Test Mode. Status bit TM is used to indicate that the modem has completed the handshake and is in RDL test mode. (V.22 bis, V.22, Bell 212A)
TOD	04:1	0	Train On Data. Control bit TOD is used to the train-on-data algorithm to converge the equalizer without a received training sequence. (V.27)
TONEA	0B:7	_	Tone A Detected. Status bit TONEA is used to indicate that energy is present on the line within the tone detector A passband and above its threshold. The tone A, B, and C bandpass filter coefficients are host programmable in DSP RAM.
TONEB	0B:6	-	Tone B Detected. Status bit TONEB is used to indicate that energy is present on the line within the tone detector B passband and above its threshold.
TONEC	0B:5	_	Tone C Detected. Status bit TONEC is used to indicate that energy is present on the line within the tone detector C passband and above its threshold.
TPDM	08:6	0	Transmitter Parallel Data Mode. Control bit TPDM is used to select transmitter parallel data mode in which the modern accepts data for transmission from the TBUFFER (register 10) rather than the TXD input. (See TDBE.)
TTDIS	05:2	0	Transmitter Training Disable. Control bit TTDIS is used to inhibit the modern transmitter from generating the training sequence at the start of transmission. (V.33, V.17, V.29, V.27 ter)
TXCLK	13:0,1	0	Transmit Clock Select. The TXCLK control bits designate the origin of the transmitter data clock to be internal, external (XTCLK), or slave (~RDCLK).
TXFNF	0D:1	-	Transmitter FIFO Not Full. Status bit TXFNF is used to indicate that the transmitter FIFO is not full and that the host may continue to write data to the TX FIFO. (TPDM = 1, FIFOEN = 1)
TXHF	01:2	0	Transmitter FIFO Half Full. Status bit TXHF is used to indicate when there are 8 or more bytes in the transmitter FIFO buffer.
TXP	11:0	0	Transmit Parity Bit (or 9th Data Bit). The TXP contains the stuffed parity bit (or 9th data bit) for transmission when parity is enabled, stuff parity is selected, and word size is set for 8 bits per character (see PEN, PARSL, and WDSZ bits).
TXSQ	05:4	0	Transmitter Squelch. Control bit TXSQ enables or disables squelching of the transmitter output.
TXV	11:4	0	Transmit Voice. Control bit TXV is used to enable the modem to accept voice samples from VBUFT when the FIFO is enabled or from VBUFT (high byte) and SECTXB (low byte) when the FIFO is not enabled. (See FIFOEN.) (Configuration codes 80, 81, and 83)
U1DET	0D:3	-	Unscrambled 1s Detector. U1DET indicates the V.22 bis unscrambled 1s sequence detection status. (V.22 bis)
V21S	08:5	0	V21 Synchronous. Control bit V21S selects synchronous or asynchronous mode in V.21.
V23HDX	11:2	0	V.23 Half Duplex. Control bit V23HDX selects half-duplex or full-duplex operation in V.23.
V32BDT	0E:4	-	V.32 bis Rate Sequence Detected. V32BDT indicates the V.32 bis rate sequence detection status. (V.32 bis, V.32)
V32BS	04:5	1	V.32 bis Select. Control bit V32BS selects V.32 bis or V.32 operation. (V.32 bis)
V54A	08:3	0	V.54 Acknowledgment Signaling. Control bit V54A is used to enable sending of a pattern of 1948 bits produced by scrambling a binary 1 with the polynomial 1+x ⁻⁴ +x ⁻⁷ per V.54 at the modern data signaling rate. (Not valid in FSK modes.)
V54AE	02:1	0	V.54 Acknowledgment Phase Detector Enable. Control bit V54AE enables or disables the V.54 acknowledgment phase detector in the receiver. (See V54DT). (Not valid in FSK modes.)

Table 11. Interface Memory Bit Definitions (Cont'd)

Mnemonic	Location	Default	Nama/Description
V54DT	0 F:0	0	V.54 Pattern Detected. Status bit V54DT is used to indicate that one of the three V.54 patterns is being detected. (Not valid in FSK modes.)
V54P	08:2	0	V.54 Preparatory Signaling. Control bit V54P is used to enable the sending of a pattern of 2048 bits produced by scrambling a binary 0 with the polynomial 1+x ⁻⁴ +x ⁻⁷ per V.54 at the modem data signaling rate. (Not valid in FSK modes.)
V54PE	02:0	0	V.54 Preparatory Phase Detector Enable. Control bit V54PE enables or disables the V.54 preparatory phase detector in the receiver. (Not valid in FSK modes.)
V54T	08:4	0	V.54 Termination Signaling. Control bit V54T is used to enable the sending of a pattern of 8192 bits produced by scrambling a binary 1 with the polynomial 1+x ⁻⁴ +x ⁻⁷ followed by 64 binary 1s per V.54 at the modern signaling rate. (Not valid in FSK modes.)
V54T.E	02:2	0	V.54 Termination Phase Detector Enable. Control bit V54TE enables or disables the V.54 termination phase detector in the receiver. (See V54DT). (Not valid in FSK modes.)
VBUFR	00:0-7	_	Voice Receive Buffer. In voice receive mode, VBUFR contains one of two consecutive bytes of the 16-bit output voice sample. The first byte read is the low byte: the second byte read is the high byte. (See RXV.) (Receive voice only.)
VBUFT	10:0-7	•	Voice Transmit Buffer. When the FIFO is enabled in the voice transmit mode, VBUFT contains one of two consecutive bytes of the 16-bit input voice sample. The first byte written is the low byte; the second byte written is the high byte.
			When the FIFO is not enabled in the voice transmit mode, VBUFT contains the high byte of the 16-bit input voice sample while SECTXB contains the low byte of the 16-bit input voice sample. (See TXV and FIFOEN.) (Transmit voice only.)
VOLUME	01:6,7	0	Volume Control. Two-bit encoded speaker volume field selects volume off or one of three volume on levels.
VPAUSE	01:5	0	Voice Pause. Control bit VPAUSE enables or disables the voice "pause." When VPAUSE is enabled, voice data is not output to the host.
WDSZ	06:0,1	0	Data Word Size. The WDSZ bits select a word size of 5, 6, 7, or 8 data bits per character in asynchronous mode (V.34, V.FC, V.32 bis, V.32, V.22, V.22 bis, Bell 212A)

MODEM INTERFACE CIRCUIT

Recommended modem interface connections to the modem packaged in a 68-pin PLCC are shown in Figure 6.

Typical external circuits for connection to the telephone line are shown in Figure 7 (no external hybrid, transmit level to -7 dBm) and Figure 8 (external; hybrid, transmit level to 0 dBm).

A typical external speaker circuit is shown in Figure 9.




Figure 6a. Interconnect Diagram - 68-Pin PLCC




Figure 6b. Interconnect Diagram - 100-Pin PQFP and 80-Pin PQFP




Figure 6c. Interconnect Diagram - 128-Pin TQFP and 100-Pin TQFP




Figure 7. Typical Line Interface




Figure 8. Typical Interface to External Hybrid




Figure 9. Typical External Speaker Circuit

PACKAGE DIMENSIONS

Package dimensions are shown in Figure 10.




Figure 10a. Package Dimensions - 68-Pin PLCC




Figure 10b. Package Dimensions - 100-Pin PQFP

43




Figure 10c. Package Dimensions - 80-Pin PQFP




Figure 10d. Package Dimensions - 128-Pin TQFP




Figure 10e. Package Dimensions - 100-Pin TQFP