

100331




T-46-07-12

100331**Low Power Triple D Flip-Flop****General Description**

The 100331 contains three D-type, edge-triggered master/slave flip-flops with true and complement outputs, a Common Clock (CP_C), and Master Set (MS) and Master Reset (MR) inputs. Each flip-flop has individual Clock (CP_n), Direct Set (SD_n) and Direct Clear (CD_n) inputs. Data enters a master when both CP_n or CP_C (or both) go HIGH. The Master Set, Master Reset and individual CD_n and SD_n inputs override the Clock inputs. All inputs have 50 k Ω pull-down resistors.


Features

- 35% power reduction of the 100131
- 2000V ESD protection
- Pin/function compatible with 100131
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range
- Available to MIL-STD-883


Ordering Code: See Section 6**Logic Symbol**

| Pin Names | Description |
|-----------------------|--------------------------------|
| CP_0-CP_2 | Individual Clock Inputs |
| CP_C | Common Clock Input |
| D_0-D_2 | Data Inputs |
| CD_0-CD_2 | Individual Direct Clear Inputs |
| SD_n | Individual Direct Set Inputs |
| MR | Master Reset Input |
| MS | Master Set Input |
| Q_0-Q_2 | Data Outputs |
| $\bar{Q}_0-\bar{Q}_2$ | Complementary Data Outputs |


TL/F/10262-1

Connection Diagrams**24-Pin DIP/SOIC**


TL/F/10262-2

28-Pin PCC

TL/F/10262-4

24-Pin Quad Cerpak

TL/F/10262-3

Logic Diagram

TL/F/10262-5

Truth Tables (Each Flip-Flop)**Synchronous Operation**

| Inputs | | | | | Outputs |
|----------------|-----------------|-----------------|-----------------------|-----------------------|---------------------|
| D _n | CP _n | CP _C | MS SD _n | MR CD _n | Q _{n(t+1)} |
| L | / | L | L | L | L |
| H | / | L | L | L | H |
| L | L | / | L | L | L |
| H | L | / | L | L | H |
| X | L | L | L | L | Q _{n(t)} |
| X | H | X | L | L | Q _{n(t)} |
| X | X | H | L | L | Q _{n(t)} |

Asynchronous Operation

| Inputs | | | | | Outputs |
|----------------|-----------------|-----------------|-----------------------|-----------------------|---------------------|
| D _n | CP _n | CP _C | MS SD _n | MR CD _n | Q _{n(t+1)} |
| X | X | X | X | H | L |
| X | X | X | X | L | H |
| X | X | X | X | H | H |

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

U = Undefined

t = Time before CP Positive Transition

t + 1 = Time after CP Positive Transition

/ = LOW to HIGH Transition

10033

Absolute Maximum Ratings

Above which the useful life may be impaired (Note 1)

If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.Storage Temperature (T_{STG}) -65°C to $+150^{\circ}\text{C}$ Maximum Junction Temperature (T_j)
Ceramic $+175^{\circ}\text{C}$
Plastic $+150^{\circ}\text{C}$ Pin Potential to
Ground Pin (V_{EE}) -7.0V to $+0.5\text{V}$ Input Voltage (DC) V_{EE} to $+0.5\text{V}$ Output Current
(DC Output HIGH) -50 mA
 $\leq 2000\text{V}$

ESD (Note 2)

Note 1: Absolute maximum ratings are those values beyond which the device
may be damaged or have its useful life impaired. Functional operation
under these conditions is not implied.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Recommended Operating**Conditions**Case Temperature (T_C) 0°C to $+85^{\circ}\text{C}$
 -40°C to $+85^{\circ}\text{C}$
 -55°C to $+125^{\circ}\text{C}$
 -5.7V to -4.2V

Commercial

Industrial

Military

Supply Voltage (V_{EE})**Commercial Version****DC Electrical Characteristics** $V_{EE} = -4.2\text{V}$ to -5.7V , $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (Note 3)

| Symbol | Parameter | Min | Typ | Max | Units | Conditions | | |
|-----------|----------------------|-------|-------|-------|---------------|--|--|--|
| V_{OH} | Output HIGH Voltage | -1025 | -955 | -870 | mV | $V_{IN} = V_{IH}$ (Max) or V_{IL} (Min) | Loading with 50Ω to -2.0V | |
| V_{OL} | Output LOW Voltage | -1830 | -1705 | -1620 | mV | | | |
| V_{OHC} | Output HIGH Voltage | -1035 | | | mV | $V_{IN} = V_{IH}$ (Min) or V_{IL} (Max) | Loading with 50Ω to -2.0V | |
| V_{OLC} | Output LOW Voltage | | | -1610 | mV | | | |
| V_{IH} | Input HIGH Voltage | -1165 | | -870 | mV | Guaranteed HIGH Signal for All Inputs | | |
| V_{IL} | Input LOW Voltage | -1830 | | -1475 | mV | Guaranteed LOW Signal for All Inputs | | |
| I_{IL} | Input LOW Current | 0.5 | | | μA | $V_{IN} = V_{IL}$ (Min) | | |
| I_{IH} | Input HIGH Current | | | 240 | μA | $V_{IN} = V_{IH}$ (Max) | | |
| I_{EE} | Power Supply Current | -122 | | -65 | mA | Inputs Open | | |

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

100331

Commercial Version (Continued)**DIP AC Electrical Characteristics** $V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$ (Continued)

| Symbol | Parameter | $T_C = 0^\circ C$ | | $T_C = +25^\circ C$ | | $T_C = +85^\circ C$ | | Units | Conditions |
|------------------------|---|-------------------|------|---------------------|------|---------------------|------|-------|--------------------|
| | | Min | Max | Min | Max | Min | Max | | |
| f_{max} | Toggle Frequency | 375 | | 375 | | 375 | | MHz | Figures 2 and 3 |
| t_{PLH} t_{PHL} | Propagation Delay CP_C to Output | 0.75 | 2.00 | 0.75 | 2.00 | 0.75 | 2.00 | ns | Figures 1 and 3 |
| t_{PLH} t_{PHL} | Propagation Delay CP_n to Output | 0.75 | 2.00 | 0.75 | 2.00 | 0.75 | 2.00 | ns | |
| t_{PLH} t_{PHL} | Propagation Delay CD_n, SD_n to Output | 0.70 | 1.70 | 0.70 | 1.70 | 0.70 | 1.80 | ns | $CP_n, CP_C = L$ |
| t_{PLH} t_{PHL} | | 0.70 | 2.00 | 0.70 | 2.00 | 0.70 | 2.00 | | $CP_n, CP_C = H$ |
| t_{PLH} t_{PHL} | Propagation Delay MS, MR to Output | 1.10 | 2.60 | 1.10 | 2.60 | 1.10 | 2.60 | ns | $CP_n, CP_C = L$ |
| t_{PLH} t_{PHL} | | 1.10 | 2.80 | 1.10 | 2.80 | 1.10 | 2.80 | | $CP_n, CP_C = H$ |
| t_{TLH} t_{THL} | Transition Time 20% to 80%, 80% to 20% | 0.35 | 1.30 | 0.35 | 1.30 | 0.35 | 1.30 | ns | Figures 1, 3 and 4 |
| t_S | Setup Time D_n CD_n, SD_n (Release Time) MS, MR (Release Time) | 0.40 | | 0.40 | | 0.40 | | ns | Figure 5 |
| | | 1.30 | | 1.30 | | 1.30 | | | Figure 4 |
| t_H | Hold Time D_n | 0.5 | | 0.5 | | 0.7 | | ns | Figure 5 |
| $t_{pw(H)}$ | Pulse Width HIGH $CP_n, CP_C, CD_n,$ SD_n, MR, MS | 2.00 | | 2.00 | | 2.00 | | ns | Figures 3 and 4 |

SOIC, PCC and Cerpak AC Electrical Characteristics $V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

| Symbol | Parameter | $T_C = 0^\circ C$ | | $T_C = +25^\circ C$ | | $T_C = +85^\circ C$ | | Units | Conditions |
|------------------------|---|-------------------|------|---------------------|------|---------------------|------|-------|------------------|
| | | Min | Max | Min | Max | Min | Max | | |
| f_{max} | Toggle Frequency | 400 | | 400 | | 400 | | MHz | Figures 2 and 3 |
| t_{PLH} t_{PHL} | Propagation Delay CP_C to Output | 0.75 | 1.80 | 0.75 | 1.80 | 0.75 | 1.80 | ns | Figures 1 and 3 |
| t_{PLH} t_{PHL} | Propagation Delay CP_n to Output | 0.75 | 1.80 | 0.75 | 1.80 | 0.75 | 1.80 | ns | |
| t_{PLH} t_{PHL} | Propagation Delay CD_n, SD_n to Output | 0.70 | 1.50 | 0.70 | 1.50 | 0.70 | 1.60 | ns | $CP_n, CP_C = L$ |
| t_{PLH} t_{PHL} | | 0.80 | 1.80 | 0.70 | 1.80 | 0.70 | 1.80 | | $CP_n, CP_C = H$ |
| t_{PLH} t_{PHL} | Propagation Delay MS, MR to Output | 1.10 | 2.40 | 1.10 | 2.40 | 1.10 | 2.40 | ns | $CP_n, CP_C = L$ |
| t_{PLH} t_{PHL} | | 1.10 | 2.60 | 1.10 | 2.60 | 1.10 | 2.60 | | $CP_n, CP_C = H$ |

10033

Commercial Version (Continued)**SOIC, PCC and Cerpak AC Electrical Characteristics** $V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$ (Continued)

| Symbol | Parameter | $T_C = 0^\circ C$ | | $T_C = +25^\circ C$ | | $T_C = +85^\circ C$ | | Units | Conditions |
|------------------------|---|-------------------|------|---------------------|------|---------------------|------|-------|---------------------------------|
| | | Min | Max | Min | Max | Min | Max | | |
| t_{TLH} t_{THL} | Transition Time 20% to 80%, 80% to 20% | 0.35 | 1.10 | 0.35 | 1.10 | 0.35 | 1.10 | ns | Figures 1, 3 and 4 |
| t_S | Setup Time D_n CD_n , SD_n (Release Time) MS , MR (Release Time) | 0.30 | | 0.30 | | 0.30 | | ns | Figure 5 |
| | | 1.20 | | 1.20 | | 1.20 | | | Figure 4 |
| t_H | Hold Time D_n | 0.5 | | 0.5 | | 0.7 | | ns | Figure 5 |
| $t_{pw(H)}$ | Pulse Width HIGH CP_n , CP_C , CD_n , SD_n , MR , MS | 2.00 | | 2.00 | | 2.00 | | ns | Figures 3 and 4 |
| t_{PLH} t_{PHL} | Propagation Delay CP_C to Output | 0.75 | 1.40 | 0.75 | 1.40 | 0.80 | 1.50 | ns | Figures 1 and 3 PCC Only |
| t_{PLH} t_{PHL} | Propagation Delay CP_n to Output | 0.70 | 1.40 | 0.75 | 1.40 | 0.80 | 1.50 | ns | |
| t_{PLH} t_{PHL} | Propagation Delay CD_n , SD_n to Output | 0.70 | 1.50 | 0.70 | 1.50 | 0.80 | 1.60 | ns | CP_n , $CP_C = L$ PCC Only |
| t_{PLH} t_{PHL} | | 0.80 | 1.70 | 0.80 | 1.70 | 0.80 | 1.80 | | CP_n , $CP_C = H$ PCC Only |
| t_{PLH} t_{PHL} | Propagation Delay MS , MR to Output | 1.10 | 2.00 | 1.10 | 2.00 | 1.20 | 2.10 | ns | CP_n , $CP_C = L$ PCC Only |
| t_{PLH} t_{PHL} | | 1.20 | 2.10 | 1.20 | 2.10 | 1.30 | 2.20 | | CP_n , $CP_C = H$ PCC Only |
| t_{OSHL} | Maximum Skew Common Edge Output-to-Output Variation Common Clock to Output Path | | 100 | | 100 | | 100 | ps | PCC Only (Note 1) |
| t_{OSHL} | Maximum Skew Common Edge Output-to-Output Variation CP_n to Output Path | | 235 | | 235 | | 235 | ps | PCC Only (Note 1) |
| t_{OSLH} | Maximum Skew Common Edge Output-to-Output Variation Common Clock to Output Path | | 120 | | 120 | | 120 | ps | PCC Only (Note 1) |
| t_{OSLH} | Maximum Skew Common Edge Output-to-Output Variation CP_n to Output Path | | 275 | | 275 | | 275 | ps | PCC Only (Note 1) |
| t_{OST} | Maximum Skew Opposite Edge Output-to-Output Variation Common Clock to Output Path | | 125 | | 125 | | 125 | ps | PCC Only (Note 1) |
| t_{OST} | Maximum Skew Opposite Edge Output-to-Output Variation CP_n to Output Path | | 265 | | 265 | | 265 | ps | PCC Only (Note 1) |
| t_{ps} | Maximum Skew Pin (Signal) Transition Variation Common Clock to Output Path | | 90 | | 90 | | 90 | ps | PCC Only (Note 1) |
| t_{ps} | Maximum Skew Pin (Signal) Transition Variation CP_n to Output Path | | 90 | | 90 | | 90 | ps | PCC Only (Note 1) |

Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (t_{OSHL}), or LOW to HIGH (t_{OSLH}), or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{ps} guaranteed by design.

Industrial Version**PCC DC Electrical Characteristics** $V_{EE} = -4.2V \text{ to } -5.7V, V_{CC} = V_{CCA} = GND, T_C = -40^\circ C \text{ to } +85^\circ C$ (Note)

| Symbol | Parameter | $T_C = -40^\circ C$ | | $T_C = 0^\circ C \text{ to } +85^\circ C$ | | Units | Conditions |
|-----------|----------------------|---------------------|-------|---|-------|---------|---|
| | | Min | Max | Min | Max | | |
| V_{OH} | Output HIGH Voltage | -1085 | -870 | -1025 | -870 | mV | $V_{IN} = V_{IH}(\text{Max})$ or $V_{IL}(\text{Min})$ |
| V_{OL} | Output LOW Voltage | -1830 | -1575 | -1830 | -1620 | mV | Loading with 50Ω to $-2.0V$ |
| V_{OHC} | Output HIGH Voltage | -1095 | | -1035 | | mV | $V_{IN} = V_{IH}(\text{Min})$ or $V_{IL}(\text{Max})$ |
| V_{OLC} | Output LOW Voltage | | -1565 | | -1610 | mV | Loading with 50Ω to $-2.0V$ |
| V_{IH} | Input HIGH Voltage | -1170 | -870 | -1165 | -870 | mV | Guaranteed HIGH Signal for All Inputs |
| V_{IL} | Input LOW Voltage | -1830 | -1480 | -1830 | 1475 | mV | Guaranteed LOW Signal for All Inputs |
| I_{IL} | Input LOW Current | 0.5 | | 0.5 | | μA | $V_{IN} = V_{IL}(\text{Min})$ |
| I_{IH} | Input HIGH Current | | 300 | | 240 | μA | $V_{IN} = V_{IH}(\text{Max})$ |
| I_{EE} | Power Supply Current | -122 | -60 | -122 | -65 | mA | Inputs Open |

Note: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

PCC AC Electrical Characteristics $V_{EE} = -4.2V \text{ to } -5.7V, V_{CC} = V_{CCA} = GND$

| Symbol | Parameter | $T_C = -40^\circ C$ | | $T_C = +25^\circ C$ | | $T_C = +85^\circ C$ | | Units | Conditions |
|------------------------|--|----------------------|------|----------------------|------|----------------------|------|-------|---------------------------------------|
| | | Min | Max | Min | Max | Min | Max | | |
| f_{max} | Toggle Frequency | 375 | | 400 | | 400 | | MHz | Figures 2 and 3 |
| t_{PLH} t_{PHL} | Propagation Delay CP _C to Output | 0.75 | 1.80 | 0.75 | 1.80 | 0.75 | 1.80 | ns | Figures 1 and 3 |
| t_{PLH} t_{PHL} | Propagation Delay CP _n to Output | 0.70 | 1.80 | 0.75 | 1.80 | 0.75 | 1.80 | ns | |
| t_{PLH} t_{PHL} | Propagation Delay CD _n , SD _n to Output | 0.60 | 1.50 | 0.70 | 1.50 | 0.70 | 1.60 | ns | CP _n , CP _C = L |
| t_{PLH} t_{PHL} | | 0.70 | 1.80 | 0.70 | 1.80 | 0.70 | 1.80 | | CP _n , CP _C = H |
| t_{PLH} t_{PHL} | Propagation Delay MS, MR to Output | 1.10 | 2.40 | 1.10 | 2.40 | 1.10 | 2.40 | ns | CP _n , CP _C = L |
| t_{PLH} t_{PHL} | | 1.10 | 2.60 | 1.10 | 2.60 | 1.10 | 2.60 | | CP _n , CP _C = H |
| t_{TLH} t_{THL} | Transition Time 20% to 80%, 80% to 20% | 0.20 | 1.40 | 0.35 | 1.10 | 0.35 | 1.10 | ns | Figures 1, 3 and 4 |
| t_S | Setup Time D _n CD _n , SD _n (Release Time) MS, MR (Release Time) | 1.00 1.50 2.50 | | 0.30 1.20 2.20 | | 0.30 1.20 2.20 | | ns | Figure 5 |
| t_H | Hold Time D _n | 0.7 | | 0.5 | | 0.7 | | | Figure 4 |
| $t_{pw(H)}$ | Pulse Width HIGH CP _n , CP _C , CD _n , SD _n , MR, MS | 2.00 | | 2.00 | | 2.00 | | ns | Figures 3 and 4 |

100331

Military Version**DC Electrical Characteristics** $V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = -55^{\circ}C$ to $+125^{\circ}C$

| Symbol | Parameter | Min | Max | Units | T_C | Conditions | Notes |
|-----------|----------------------|-------|-------|---------|-----------------------------------|---|------------|
| V_{OH} | Output HIGH Voltage | -1025 | -870 | mV | $0^{\circ}C$ to $+125^{\circ}C$ | $V_{IN} = V_{IH}$ (Max) or V_{IL} (Min) | 1, 2, 3 |
| | | -1085 | -870 | mV | $-55^{\circ}C$ | | |
| V_{OL} | Output LOW Voltage | -1830 | -1620 | mV | $0^{\circ}C$ to $+125^{\circ}C$ | $V_{IN} = V_{IH}$ (Min) or V_{IL} (Max) | 1, 2, 3 |
| | | -1830 | -1555 | mV | $-55^{\circ}C$ | | |
| V_{OHC} | Output HIGH Voltage | -1035 | | mV | $0^{\circ}C$ to $+125^{\circ}C$ | $V_{IN} = V_{IH}$ (Min) or V_{IL} (Max) | 1, 2, 3 |
| | | -1085 | | mV | $-55^{\circ}C$ | | |
| V_{OLC} | Output LOW Voltage | | -1610 | mV | $0^{\circ}C$ to $+125^{\circ}C$ | $V_{IN} = V_{IH}$ (Min) or V_{IL} (Max) | 1, 2, 3 |
| | | | -1555 | mV | $-55^{\circ}C$ | | |
| V_{IH} | Input HIGH Voltage | -1165 | -870 | mV | $-55^{\circ}C$ to $+125^{\circ}C$ | Guaranteed HIGH Signal for all Inputs | 1, 2, 3, 4 |
| V_{IL} | Input LOW Voltage | -1830 | -1475 | mV | $-55^{\circ}C$ to $+125^{\circ}C$ | Guaranteed LOW Signal for all Inputs | 1, 2, 3, 4 |
| I_{IL} | Input LOW Current | 0.50 | | μA | $-55^{\circ}C$ to $+125^{\circ}C$ | $V_{EE} = -4.2V$ $V_{IN} = V_{IL}$ (Min) | 1, 2, 3 |
| I_{IH} | Input HIGH Current | | 240 | μA | $0^{\circ}C$ to $+125^{\circ}C$ | $V_{EE} = -5.7V$ $V_{IN} = V_{IH}$ (Max) | 1, 2, 3 |
| | | | 340 | μA | $-55^{\circ}C$ | | |
| I_{EE} | Power Supply Current | -130 | -50 | mA | $-55^{\circ}C$ to $+125^{\circ}C$ | Inputs Open | 1, 2, 3 |

Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals $-55^{\circ}C$), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 2: Screen tested 100% on each device at $-55^{\circ}C$, $+25^{\circ}C$, and $+125^{\circ}C$, Subgroups, 1, 2, 3, 7 and 8.

Note 3: Sampled tested (Method 5005, Table I) on each manufactured lot at $-55^{\circ}C$, $+25^{\circ}C$, and $+125^{\circ}C$, Subgroups A1, 2, 3, 7 and 8.

Note 4: Guaranteed by applying specified input condition and testing V_{OH}/V_{OL} .

Military Version (Continued)**AC Electrical Characteristics** $V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

| Symbol | Parameter | $T_C = -55^\circ C$ | | $T_C = +25^\circ C$ | | $T_C = +125^\circ C$ | | Units | Conditions | Notes |
|-------------|---|----------------------|------|----------------------|------|----------------------|------|-------|---------------------------------------|----------------------------|
| | | Min | Max | Min | Max | Min | Max | | | |
| f_{max} | Toggle Frequency | 400 | | 400 | | 400 | | MHz | Figures 2 and 3 | 4 |
| t_{PLH} | Propagation Delay CP _C to Output | 0.50 | 2.20 | 0.60 | 2.00 | 0.50 | 2.40 | ns | Figures 1 and 3 | |
| t_{PHL} | Propagation Delay CP _n to Output | 0.50 | 2.20 | 0.60 | 2.00 | 0.50 | 2.40 | ns | | |
| t_{PLH} | Propagation Delay CD _n , SD _n to Output | 0.50 | 2.20 | 0.60 | 2.00 | 0.50 | 2.40 | ns | CP _n , CP _C = L | Figures 1 and 4 1, 2, 3 |
| t_{PHL} | | 0.50 | 2.40 | 0.60 | 2.10 | 0.50 | 2.50 | | CP _n , CP _C = H | |
| t_{PLH} | Propagation Delay MS, MR to Output | 0.70 | 2.70 | 0.80 | 2.60 | 0.80 | 2.90 | ns | CP _n , CP _C = L | |
| t_{PHL} | | 0.70 | 2.90 | 0.80 | 2.80 | 0.80 | 3.10 | | CP _n , CP _C = H | |
| t_{TLH} | Transition Time 20% to 80%, 80% to 20% | 0.20 | 1.40 | 0.20 | 1.40 | 0.20 | 1.40 | ns | Figures 1, 3 and 4 | |
| t_s | Setup Time D _n CD _n , SD _n (Release Time) MS, MR (Release Time) | 1.00 1.50 2.50 | | 0.80 1.30 2.30 | | 0.90 1.60 2.50 | | ns | Figure 5 | 4 |
| | | | | | | | | | Figure 4 | |
| t_h | Hold Time D _n | 1.50 | | 1.30 | | 1.60 | | ns | Figure 5 | |
| $t_{pw(H)}$ | Pulse Width HIGH CP _n , CP _C , CD _n , SD _n , MR, MS | 2.00 | | 2.00 | | 2.00 | | ns | Figures 3 and 4 | |


Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals $-55^\circ C$), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 2: Screen tested 100% on each device at $+25^\circ C$. Temperature only, Subgroup A9.


Note 3: Sample tested (Method 5005, Table I) on each Mfg. lot at $+25^\circ C$, Subgroup A9, and at $+125^\circ C$, and $-55^\circ C$ Temp., Subgroups A10 and A11.

Note 4: Not tested at $+25^\circ C$, $+125^\circ C$ and $-55^\circ C$ Temperature (design characterization data).

100331

Test Circuits

TL/F/10262-6

FIGURE 1. AC Test Circuit

TL/F/10262-7


FIGURE 2. Toggle Frequency Test Circuit**Notes:**V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5VL₁ and L₂ = Equal length 50Ω impedance linesR_T = 50Ω terminator internal to scopeDecoupling 0.1 μF from GND to V_{CC} and V_{EE}

All unused outputs are loaded with 50Ω to GND


C_L = Fixture and stray capacitance ≤ 3 pF

100331


Switching Waveforms



TL/F/10262-8

FIGURE 3. Propagation Delay (Clock) and Transition Times

TL/F/10262-9

FIGURE 4. Propagation Delay (Resets)

TL/F/10262-10

FIGURE 5. Data Setup and Hold Time

Note: t_s is the minimum time before the transition of the clock that information must be present at the data input.

Note: t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input.

2